MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
Xilinx preps 10 million-gate FPGAs
Xilinx preps 10 million-gate FPGAs
By Craig Matsumoto, EE Times
May 22, 2000 (11:38 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000522S0025
SAN JOSE, Calif. Xilinx Inc. (San Jose, Calif.) this week will disclose details of the FPGA architecture that could be the first to reach 10 million gates, or 500 million transistors. The Virtex-II platform will be the basis for multiple Xilinx product families, the first parts of which are planned to begin shipping before the end of the year. The parts are being built on 120-nm (0.12-micron) CMOS design rules and have been designed for easy migration to 100-nm processes, Xilinx officials said. The company's largest FPGAs so far are built on the Virtex architecture, which is expected to grow to 3.2 million gates. The jump to 10 million was caused by the need for on-chip memory for larger designs, particularly in the networking and communications markets that are prime targets for larger FPGAs. Key to Virtex-II is the release of Alliance Series 3.1i software, which brings ASIC -like features to the FPGA flow. But the Virtex-II also will include hardware changes to accommodate multiple millions of system gates. Virtex-II devices will sport what Xilinx calls active interconnect, which improves routing flexibility by permitting varying lengths of metal interconnect in a design. This can boost performance by allowing certain traces to run shorter lengths than they otherwise would, said Bruce Weyer, senior director of marketing for high-end FPGAs at Xilinx. Speeds of the Virtex-II parts will run as high as 200 MHz internally and 800 MHz for I/O, Weyer said.
Related News
- Actel's ProASIC3 Device Delivers Lowest Total System Cost and Power to Million-Gate FPGAs
- S2C Announces 300 Million Gate Prototyping System with Intel Stratix 10 GX 10M FPGAs
- Actel Boosts FPGA Densities to New Heights With 4 Million-Gate Radiation-Tolerant Device for Space
- IPWireless, Flextronics develop 3.5 million-gate IC for 3G broadband
- Xilinx Announces Q1 Fiscal 2016 Results; 20nm Sales Exceed $10 Million
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |