Taiwan's Etron, TSMC claim smallest low-power 8-Mbit SRAM with 0.15-micron process
Taiwan's Etron, TSMC claim smallest low-power 8-Mbit SRAM with 0.15-micron process
By Semiconductor Business News
May 12, 2000 (8:50 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000512S0001
HSINCHU, Taiwan -- Etron Technology Inc. and chip foundry Taiwan Semiconductor Manufacturing Co. Ltd. here announced the world's smallest 8-megabit low-power SRAM -- a memory chip measuring less than 40 mm2. The 8-Mbit SRAM was developed by nine-year-old Etron, which claims to be Taiwan's largest fabless memory company. The chip is based on TSMC's 0.15-micron process technology. "TSMC is the first dedicated foundry to introduce a commercially available 0.15-micron process and to deliver wafers at that technology node," said Shang-Yi Chiang, vice president of R&D at TSMC. "Cooperating with Etron Technology, TSMC has manufactured the most competitive product on the market in the shortest period of time, demonstrating the powerful capabilities of our 0.15-micron process technology." According to Nicky Lu, chairman of Etron, the 8-Mbit low-power SRAM was fully functional "even in the first pilot lot and achieved high yield without re pair." He said Etron is confident the product will reach volume production in the third quarter of 2000 with high levels of yields. The memory operates at 1.5 and 1.8 volts, but matches the performance of other SRAMs running with 3-volt supplies, Lu said. "This chip is targeted for high-end cellular phones using the wireless application protocol (eWAP), this will enable system developers to march into more advanced eWAP generations," he added.
Related News
- TSMC implements MoSys' new low-power 1T-SRAM for 0.13-micron process
- eMemory Technology Inc. announces the launch of Neobit one-time programmable (OTP) IP on 0.15-micron high voltage process
- SMIC Enhances IP Portfolio with Artisan's 0.15-Micron IP Platform
- Virtual Silicon Introduces Industry's First Low-Power 0.13-Micron Product Line
- Pixim introduces low-power imaging architecture based on TSMC 0.18-micron CMOS
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |