Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


National Taiwan University and Altera Corporation Establish EDA/SOPC Joint Laboratory


Related News

Related

Altera Corp. Hot IPs

Breaking News

Most Popular (Updated Daily)

San Jose, Calif., June 26, 2007—Altera Corporation (NASDAQ: ALTR) today announced the opening of the EDA/SOPC Joint Laboratory at National Taiwan University. As part of Altera’s worldwide University Program, the joint laboratory is equipped with FPGA development boards, Quartus® II design software, Nios® II embedded processors and Altera® MegaCore® intellectual property. The laboratory provides the best hands-on educational experience for professors, instructors, and students, enabling engineering students to build their expertise in FPGA design methodology and enhance their opportunity for success in the increasingly competitive global electronics marketplace.

About Altera

Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.




   

Contact Altera Corp.

Fill out this form for contacting a Altera Corp. representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page