SmartSand announces SmartMerlins - Synthesis software
SmartSand announces SmartMerlins - Synthesis software
SmartMerlins™ - Synthesis is the first commercially available tool designed to support both leading synthesis tools - Synopsys Design Compiler and Cadence Ambit Build Gates. By simply changing one variable in the smartsand.setup file, users can select either synthesis tool.
Setting up the tool is straightforward, just point the tool to the directories where your source code is stored, setup the desired programmable features in the .smartsand.setup file, specify the top-level constraints - and GO. Never write another synthesis script again!
Get a head start on isolating your timing problems by starting synthesis earlier in your project. The SmartMerlins™ automatically adapt a you add, delete, and change design modules. Only changed modules are resynthesized.
Resolving timing problems is typically a nightmarish task. Manually generate one file that indicates the modules that need to be resynthesized, and the type of operation effort spent or each module, or allow the report analyzer to analyze your timing reports to automatically determine and take the next step.
Utilize Multiple CPU Parallelism with Flowtracer
Through our strategic relationship with Runtime Design Automation (RTDA), our customers can take full advantage of a fully-automated parallel flow by using the SmartMerlins™ along with RTDA's Flowtracer product. The SmartMerlins™-Flowtracer combination allows you to reap maximum utilization of your synthesis licenses and CPU availability by executing independent synthesis tasks in parallel.Toolset Features
- Truly tool-neutral, currently supporting both Synopsys Design Compiler and Cadence Build Gates.
- No Script writing needed, other than generation of the top-level constraints file.
- Dependencies and execution order is determined by analyzing your source code- either in VHDL or verilog.
- Source dates are tracked by the SmartMerlins™ and only changed modules are resynthesized.
- Using the timing report analysis capability, automate the resynthesis of modules that fail to meet timing goals, with various optimiztion schemes.
- Embed synthesis directives in your source code in tcl format-supported by both synthesis tools.
- Allows for a design to be broken into submodules, each synthesized locally.
- Supports Multiple CPU Platforms with Flowtracer.
SmartMerlins™ Procurement
- Purchased directly from SmartSand
Installed at customer site as part of Service Contract
Related News
- OKI IDS adopts Siemens Catapult High-Level Synthesis platform for design and verification services
- QuickLogic Collaborates with Mentor to Provide Seamless Design Environment for eFPGA Technology
- High-Level Synthesis Software from Forte Design Systems Adopted by LG
- Forte Design Systems Becomes First High-Level Synthesis Software Provider to Support IEEE 1666-2011 SystemC
- Hitachi Information & Communication Engineering Selects Forte's High-Level Synthesis Software
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |