Cavendish Kinetics Names Richard Knipe VP of Engineering & CTO
Industry Veteran Joins Executive Team
SAN JOSE, Calif -- September 12, 2007 -- Cavendish Kinetics, the Nanomech(tm) embedded non-volatile memory intellectual property (IP) company, announced today that Richard Knipe has joined the company as Vice President of Engineering and Chief Technology Officer.
"Richard is an excellent addition to our executive team," said Dennis Yost, CEO of Cavendish Kinetics. "He brings a wealth of experience in development, transferring technology into volume production and building first-class engineering organizations. The timing is perfect for Richard to move Cavendish's Nanomech embedded non-volatile memory forward."
Dr. Knipe brings over 22 years of semiconductor industry experience to Cavendish Kinetics. In his most recent assignment at Texas Instruments, he served as the Business Manager for the DLP Optical Networking and Digital Sensor Groups. In addition, he has held other senior management positions at Texas Instruments and was responsible for bringing the very successful Digital Light Processing (DLP) technology out of development and into production. Dr. Knipe holds a Ph.D. in Mechanical Engineering from the University of Texas at Arlington and holds over 20 patents.
"Cavendish Kinetics is in an excellent position from a market, technology and people position to be a leader in the marketplace," said Richard Knipe. "The company has a great opportunity to change the landscape of embedded non-volatile memory and I look forward to contributing to its success."
About Cavendish Kinetics
Cavendish Kinetics is a fabless semiconductor IP company developing embedded Non-Volatile Memory technology for standard CMOS processes. Its Nanomech™ technology is a novel non-volatile memory solution, residing in the metal interconnect system, yielding no impact to existing IP, scaling to 45nm and below, operating beyond 200 degrees centigrade in a radiation harsh environment, and porting easily to different process technologies. Nanomech programs at high-speed and at native voltage requiring no high voltage overhead. It has ultra low-power write/erase and read with no leakage current. The base technology has been silicon proven and it has demonstrated 20M-cycle endurance. For more information please visit http://www.cavendish-kinetics.com.
|
Related News
- Interview: Harry Luan, Kilopass' CTO and VP of R&D, Addresses SoC Design Challenges
- Green Plug Appoints Kevin Jones to New Post of Chief Scientist, Names Rajeev Prasad VP of Engineering
- Innovative Silicon Names Daniel LaBouve VP of Engineering
- CoWare Names Joy E. Leo SVP & CFO and A.K. Kalekos VP of Marketing & Business Development as Demand for Company's ESL Solutions Intensifies
- LogicVision Names George Swan VP of Engineering
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |