Voltage Monitor with Digital Output (Multi-domain supply monitoring), TSMC N3E
Letter to the editor: Darwin's theory on IP (Kalar Rajendiran, eSilicon)
I received a plethora of e-mails regarding my recent article, entitled "Opinion: Semi IP sector is a lost cause"
Then, I asked for the IP vendors themselves to respond to a set of questions. Here's one letter to the editor:
To the Editor,
Mark LaPedus' opinion piece on the IP sector being a lost cause has caused a lot of stir -- and even the formation of yet another industry group -- over the last 6 weeks, with many good responses to his five pointed questions originally raised. Unfortunately, these questions have caused the discussions to veer away from directly responding to his original assertion, which is, "The semiconductor IP sector is a lost cause."
First, full disclosure. eSilicon is a user of IP. As a value chain producer we must understand not only how to evaluate IP for quality but also understands the nuances of chip level integration involving IP blocks from multiple IP companies. eSilicon does this in the context of the foundry's process and manufacturing rules and quality standards with the prime objective of getting its customers' chips into volume production. In other words, we are on the front lines and have seen hundreds of IP-based design issues.
From that view, the obvious answer to Mark's somewhat rhetorical question, is NO. IP is essential to almost every complex chip in production today, and only increasing in importance. Labeling such a critical component of the semiconductor industry as a "lost cause" makes for catchy headlines but is far from the truth.
The crux of the issue of "survival" comes down to the value and reliability IP delivers as a product or service (and in reality it is both). The suppliers of IP have individual and direct responsibility for this, and no industry organization or consortium can conceal that or help those at the back of the herd survive. As in every other ecosystem, the strongest individuals will survive.
E-mail This Article | Printer-Friendly Page |
Related News
- Letter to the editor: Semico's insights on IP (Richard Wawrzyniak)
- CEVA Wins 2019 CEM Editor's Choice Award for its Bluetooth 5 IP
- Google and eSilicon at DAC 2019: Doing EDA in the Cloud? Yes, It's Possible!
- CEVA Wins 2018 CEM Editor's Choice Award for its NB-IoT IP Solution
- eSilicon Takes TSMC OIP Ecosystem Forum Customers' Choice Award for Best Paper
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance