Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


LogicVision Announces Expanded and Worldwide Use of Embedded Test Solutions by NEC Electronics for SOC Designs


Related News

Related

LogicVision Inc. Hot IPs

Breaking News

Most Popular (Updated Daily)

SAN JOSE, Calif. -- Oct. 9, 2007 -- LogicVision, Inc., a leading provider of semiconductor test and yield learning solutions, today announced that NEC Electronics is expanding the use of LogicVision’s embedded test solutions to help ensure silicon quality and manufacturability. LogicVision’s embedded logic and memory test solutions have been in use by NEC Electronics for the past two years in Japan, and based on the achieved results, NEC Electronics is now expanding the usage for worldwide adoption across other SoC projects.

“We have experienced great success in using LogicVision’s embedded test solutions for both memory and logic test,” said Shinichi Iwamoto, Associate Vice President, Microcomputer Operations Unit, NEC Electronics. “Not only are we able to meet our stringent DPM (defects per million) requirements to satisfy our customer needs, we were also able to realize fast silicon bring-up times and achieve improved burn-in test quality. Because of these results, we’re expanding the use of LogicVision’s embedded logic and memory test solutions to other projects on a worldwide basis.”

As new semiconductor process technologies continue to increase transistor densities and operating speeds, new test approaches are needed to achieve low DPM (defects per million) levels and fast silicon bring-up times. With smaller geometries, there are un-modeled (un-anticipated) failure mechanisms that are often missed with the traditional stuck-at fault models used by traditional ATPG tools. LogicVision achieves high quality test through the application of a large number of at-speed pseudorandom test patterns, resulting in significantly greater defect coverage than alternative approaches. Additionally, LogicVision’s solution eliminates the often time consuming manufacturing test pattern debug step needed with ATPG approaches, thus enabling fast silicon bring-up and characterization.

“LogicVision’s embedded test solution has proven itself in helping semiconductor and system companies achieve very low DPM levels and fast silicon bring-up times while reducing overall cost of test,” said Jim Healy, president and CEO at LogicVision. ”We’re excited to see that NEC Electronics is achieving excellent results with our Logic and Memory test solutions and look forward to working with them as they expand their adoption of our technologies.”

About LogicVision Inc.

LogicVision (NASDAQ: LGVN) provides proprietary technologies for embedded test that enable the more efficient design and manufacture of complex semiconductors. LogicVision's embedded test solution allows integrated circuit designers to embed into a semiconductor design test functionality that can be used during semiconductor production and throughout the useful life of the chip. For more information on the company and its products, please visit the LogicVision website at www.logicvision.com.



   

Contact LogicVision Inc.

Fill out this form for contacting a LogicVision Inc. representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page