H.264 High Profiles Encoder - High 10, High 4:2:2 and High 4:4:4 (12 bit 4:2:2 or 4:2:0) Profiles
GiDEL Utilizes Altera's Stratix FPGA Families in Latest Development Systems
Altera’s High-Performance Devices Featured in PROC Algorithm Acceleration Boards
San Jose, Calif., October 30, 2007—Altera Corporation today announced its Stratix® II, Stratix II GX and Stratix III FPGAs are featured in GiDEL’s next-generation PROC algorithm acceleration boards and the PC_X8 PCI Express (PCIe) adapter for the PROCxM prototyping systems. The high-performance Altera® Stratix FPGAs allow GiDEL to integrate more functions and maximize system performance in its new development systems targeting PCIe applications and designers.
“Altera’s Stratix FPGA families enable our PROC development system to achieve leading-edge performance with maximum flexibility,” said Reuven Weintraub, president and CEO of GiDEL. “With their high capacities and high system frequencies, the latest PROC development systems are advanced and compelling solutions for PCIe applications and designers.”
GiDEL’s PROCStar III Development System
Targeting PCIe-based embedded processing applications, GiDEL’s PROCStar III development system leverages one to four of Altera’s Stratix III FPGAs to provide hardware acceleration of users’ application-specific processing algorithms. The PROCStar III supports eight lanes of PCIe through a Stratix II GX FPGA.
GiDEL’s PROCel Embedded Processor Board
GiDEL’s PROCel embedded processor board targets frame grabbers, digital signal processing (DSP) applications, and high-speed data acquisition, vision, imaging, and reconfigurable computing systems. The PROCel board meets the PCIe low-profile specification and features two Stratix FPGAs—a Stratix II FPGA for algorithm execution and a Stratix II GX FPGA for a high-speed, eight-lane PCIe interface to the host computer.
GiDEL’s PC_X8 PCIe Adapter
Stratix II GX devices are featured in GiDEL’s PC_X8 PCIe adapter for its PROC9M and PROC30M system-on-chip (SoC) verification systems. The PROC9M and PROC30M SoC verification systems, supported by the PC_X8 adapter, are used to verify multimillion-gate SoC designs. The Stratix II GX FPGA on the PC_X8 card provides a PCIe host interface to the PCIe intellectual property (IP) being verified within the SoC design residing on the PROC development system.
“Through our continued collaboration, Altera and GiDEL are delivering to our mutual customers a variety of development solutions that offer the performance, density and cost advantages of Altera’s FPGAs,” said Danny Biran, senior vice president of corporate and product market for Altera Corporation. “The combination of the industry’s highest performance and highest density FPGAs, with GiDEL’s PROC development systems, provides designers with a unique reconfigurable FPGA-based platform that enables them to meet their stringent design requirements.”
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera's Stratix III FPGAs Deliver Advanced Computing Power and Performance in Quasonix's Latest Telemetry Products
- Aldec's Latest Embedded Development Platform is First to Feature Largest PolarFire and SmartFusion2 FPGAs on a Single Board
- S2C's Latest Prodigy Interface Module For Juno ARM Development Platform Speeds FPGA Prototyping And Increases Scalability
- Altera FPGAs Help Enable Deployment of Harris Corporation's Latest Falcon III Wideband Tactical Radio
- Intilop Releases Altera's Stratix IV/V FPGA platform with their 16K Concurrent-TCP-Session Hardware Accelerator
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |