ARM, Improv to optimize DSP core for on-chip bus, create co-simulation system
ARM, Improv to optimize DSP core for on-chip bus, create co-simulation system
By Semiconductor Business News
December 10, 2001 (4:21 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011210S0063
CAMBRIDGE, England -- ARM Ltd. and Improv Systems Inc. today announced plans to collaborate in development of a configurable digital signal processor (DSP) core, which will be available for licensing and optimized for use on ARM's AMBA Multi-layer AHB on-chip interconnect bus. The project will allow system-on-chip developers to quickly link Improv's Jazz DSP technology with ARM's RISC microprocessors, said the two companies, which are extending their collaboration. A co-simulation system is also being developed to allow developers to verify hardware and software working together on an integrated platform. ARM here and Improv in Beverly, Mass., had earlier cooperated in creating the AHB specification and a reference platform for voice-over-packet designs. The Multi-layer AHB is a key advancement in the capabilities of AMBA interconnect, providing a solution that reduces latencies and increases the bus bandwidth available to multi-master syst ems, said officials with the two companies. "Improv and ARM have already demonstrated the benefits of combining our technologies on an SoC platform," said Cary Ussery, president and CEO of the Massachusetts company. "This integration will provide designers an even more efficient and flexible way to leverage our configurable methodology into AMBA interconnect-based designs." The work on a joint-verification environment will link the ARM and Improv simulation and debugging capabilities. Verifying actual software on the hardware design prior to prototype will increase the confidence that the system will operate as expected when manufactured, said the two companies. The AMBA Multi-layer AHB support and co-verification environment will be available from Improv during the first half of 2002.
Related News
- Improv Jazzes up DSP core for ARM on-chip bus
- ARM System IP boosts SoC performance from edge to cloud
- TEMENTO SYSTEMS announces the introduction of a Bus Trace Analyzer for On-Chip AMBA and ARM processor-based Verification
- ParthusCeva and ARM Collaborate to Create Common Development Environment for Hybrid CPU/DSP-Based System-on-Chip
- Xilinx and EV Engineering deliver MHz co-simulation with Virtex-II technology
Breaking News
- Cadence Announces Most Comprehensive True Hybrid Cloud Solution to Provide Seamless Data Access and Management
- Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
- Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances
- M31 Successfully Validates 5nm IP Solution to Empower Global AI Applications
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
Most Popular
- Rivos Raises More Than $250M Targeting Data Analytics and Generative AI Markets
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- CMC Microsystems and AIoT Canada Sign Memorandum of Understanding to support IoT and semiconductor ecosystem growth in Canada
- Microchip Technology Acquires Neuronix AI Labs
E-mail This Article | Printer-Friendly Page |