Sidense OTP Integrated in XMOS Programmable Semiconductor
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Allows Flexible, Cost-Effective, High-Performance Products for Consumer Electronics ApplicationsOTTAWA and BRISTOL, UK -- Dec 3, 2007 -- Sidense, a leading developer of Logic Non-Volatile Memory (NVM) IP cores, today announced that its one-time programmable (OTP) technology has been designed into XMOS' Software Defined Silicon (SDS) programmable semiconductor product that will be manufactured using Taiwan Semiconductor Manufacturing Company's (TSMC) 90nm process. Sidense's OTP memory allows XMOS to cost-effectively provide their customers with a field-programmable, flexible product that supports product differentiation in applications such as home networking and display control.
The consumer electronics market is a rapidly changing space that requires flexible, cost-effective solutions. "XMOS has developed software defined silicon technology that gives customers high levels of configurability and programmability at low cost. Sidense's OTP technology helped us achieve the aggressive performance and cost profiles we were aiming for," said Mark Lippett, XMOS' VP of Engineering.
"By providing the industry's fastest read access times and smallest footprints, we were able to provide XMOS with the ideal and most reliable OTP solution for the competitive consumer electronics space," said Steven Cliadakis, VP of Worldwide Sales at Sidense.
About XMOS
XMOS is delivering an event-driven, multi-threaded processor engine technology that designers access through a unified C-based software flow. The company's Software Defined Silicon (SDS) is a completely new class of programmable semiconductor. Meeting the production demands of consumer markets, XMOS devices are being integrated into some of the most cost- and time-constrained applications. Leveraging rapid design cycles made possible through the use of an efficient high-level design language, XMOS customers can delight their end markets with compelling differentiation within time and budget constraints.
XMOS Semiconductor was founded in July 2005 by a team including David May, Professor of Computer Science at Bristol University and James Foster, the former CEO of Oxford Semiconductor. Headquartered in Bristol, UK, XMOS is privately held and backed by venture capital firms Foundation Capital, Amadeus Capital Partners, and DFJ Esprit. For more information, visit www.xmos.com.
About Sidense
Sidense provides secure, dense and reliable non-volatile one-time programmable (OTP) memory IP for use in standard-logic CMOS processes, with no additional masks or process steps required. Sidense's patented one-transistor 1T-Fuse(TM) architecture provides the industry's smallest footprint and lowest power Logic Non-Volatile Memory (NVM) solution.
Sidense OTP memory is available at 180nm, 130nm, 90nm and 65nm and scalable to 45nm and below. The IP is available at UMC, TSMC, SMIC, Tower and Chartered. Ideal applications include analog trimming, code storage, encryption keys such as HDCP, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, visit www.sidense.com.
|
Related News
- Sidense offers One-Time-Programmable (OTP) macro in UMC's 130nm Logic CMOS process
- Sidense Demonstrates Working One-Time Programmable (OTP) Bit Cells in TSMC 16nm FinFET Technology
- Sidense Completes TSMC IP9000 Assessment for SiPROM NVM IP and Attains more than 70 Customer Licenses in the Last 12 Months
- Grace announces a new cost-effective platform of 0.18um OTP for speech IC and micro controller
- Sidense OTP Memory IP Enables SpectraLinear Non-Volatile Programmable PC Clock Family
Breaking News
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |