Camera SLVS-EC v.2.0 5.0Gbps / MIPI D-PHY v2-1 4.5Gbps combo Receiver 4-Lane
ARC readies energy saving cores
(12/05/2007 10:23 AM EST)
SANTA CLARA, Calif --- ARC International is readying a range of cores, dubbed Energy PRO, that adds active power management capability to its line-up of IP cores. The cores come validated with Cadence Low Power Solution and Common Power Format (CPF) through a partnership between the ARC, Cadence and Virage.
Full details of the cores are due to be revealed later this month but at briefings ahead of ARC's ConfigCon held here, the company said the integrated hardware/software technology and associated design methodology can provide up to four times or more reduction in energy reduction.
Focused on portable applications Energy PRO works with ARChitect, ARC's processor configuration tool, to capture the power design intent of a custom configured ARC processor cores. Then tight coupling with the Cadence Encounter IC Design Platform and low-power logic libraries from ARC partners support a designer's power intent throughout the entire SoC design flow.
The company said a version for the UPF flow is in the works, but would not specify when that would be available.
The key hardware elements implemented include straight-forward clock gating, power shutdown modes, and dynamic voltage and frequency scaling techniques.
E-mail This Article | Printer-Friendly Page |
|
Related News
- ARC Introduces the World's First "Sonic Focus-Ready" Audio Subsystem, Setting New Standards for Sound Fidelity And Energy Efficiency
- New ARC Energy PRO Core Family Slashes Power Consumption By Up to 75%
- ARC Announces Ultra Low Power Technology "Energy PRO" That Lowers Core and Subsystem Power by Four Fold
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- Cadence Unveils Millennium Platform - Industry's First Accelerated Digital Twin Delivering Unprecedented Performance and Energy Efficiency
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results