MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
DapTechnology announces VHDL Testbench for its FireLink Extended 1394b link layer controller IP Core
Nijmegen, The Netherlands -- May 28, 2008 -- DapTechnology, a world-leading supplier of advanced IEEE 1394 technology solutions to the aerospace, defense, industrial, automotive and consumer electronics markets announced today the availability of a VHDL Testbench for its FireLink Extended 1394b link layer controller IP Core product. The FireLink Extended Testbench is transaction based and allows verification level and diagnostic tests to be performed from a system level perspective. The tool improves the debugging and coverage analysis processes by presenting information in terms of transactions with their relationships, rather than signals with waveforms. When simulation is performed using the DapTechnology FireLink Extended 1394b link layer controller IP core VHDL source code, the designer can drill deep down to the RTL level where he can debug and simulate by presenting information in the form of signals and waveforms.
The FireLink Extended Testbench can function either in a standalone mode, simulating just the FireLink Extended 1394b link layer controller IP core, or in system mode where it can simulate an entire customized system which has the FireLink Extended link layer controller IP core as an integral component. The DapTechnology FireLink Extended VHDL Testbench is currently shipping as an integrated component of the FireLink Extended link layer controller IP core package.
|
DapTechnology Hot IP
Related News
- DapTechnology's 1394b FireLink Extended IP boosts download performance on Ampex MiniR700 Solid State Data Recorder
- DapTechnology's FireLink 1394b LLC IP Core Enhances PixeLINK's Firewire Vision
- Silicon Interfaces announces its OVM Based IEEE 1394 Link Layer Controller Verification IP
- Ampex Data Systems Selects DapTechnology's FireLink 1394b IP Core
- Sigma Space Picks DapTechnology's FireLink 1394b IP Core for NASA R&D Project
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |