1-112Gbps Medium Reach (MR) and Very Short Reach (VSR) SerDes
Gleichmann Research announces a 2-FPGA-Board with free partitioning software
Based on the ALTERA® EP2S180 in a 1508 pin package, Gleichmann Research offers a 2- FPGA-module for the Hpe®_midi systems. Every FPGA has 180.000 logic elements (equivalent to 1.8 Mio. ASIC gates). There are ~700 interconnections between the FPGA’s, 64 LVDS pairs allow 1Gbit/s/pair high-speed data communication. A 24-layer PCB, impedance controlled, temperature depended fan control and a clock factory, which distribute 7 input clocks to different clock inputs of the FPGA’s – these are some of the features of our FPGA development systems. We have also implemented the ALTERA® USB-Blaster™ on the module.
Together with every FPGA-system we will deliver a set of software tools, which are easily accessible via a GUI, (Hpe®_desk). In addition to the clock factory the developer will receive a JTAG scanner and debugger. With this scriptable tool it’s possible to write any output and to read any input of the FPGA. In addition GE-Research offers to every customer, a cost-free, semi-automatic partitioning software. This allows the developer to move every entity from every level by dragging and dropping them into an FPGA. During this task the utilization and the interconnection will be checked. The partitioning tool is currently a beta-released version and works only with VHDL, but this will change within 2008. The tool needs only ALTERA Quartus®II, no additional expensive software will be required.
For more information go to: www.ge-research.com.
Gleichmann Electronics Research (Austria) Gmbh & Co KG
Gleichmann Electronics Research (Austria) GmbH & Co KG is a subsidiary company of Gleichmann & Co Electronics GmbH in Frankenthal (D). Founded in 2004 the company develops and manufactures development tools for FPGA’s (Field Programmable Gate Arrays) and offers services in connection with ASIC-development.
|
Related News
- Gidel FPGA boards used for next generation wireless communication research
- Faraday Launches SoReal! 2.0 Virtual Platform to Support Its FPGA Board for Early SoC Software Development
- Free Software Enables Development of IEEE 1149.1-2011 JTAG and IJTAG Based Infrastructure IP for FPGA and SoCs
- Microchip's Low-Cost PolarFire® SoC Discovery Kit Makes RISC-V and FPGA Design More Accessible for a Wider Range of Embedded Engineers
- BeagleBoard.org Makes FPGA and RISC-V Accessible with New BeagleV-Fire Single Board Computer at $150
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |