Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


Video: Virage's McCranie says IP is alive and well


Related News

Related

Virage Logic Hot IPs

Breaking News

Most Popular (Updated Daily)

EE Times (06/10/2008 4:35 AM EDT)

At the Design Automation Conference (DAC) in Anaheim, Calif., Mark LaPedus, semiconductor editor from EE Times, caught up with Daniel McCranie, president, chief executive and chairman of Virage Logic Corp. In a video, McCranie talks about the outlook, challenges and trends in intellectual property (IP). 





   

Contact Virage Logic

Fill out this form for contacting a Virage Logic representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page