400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Analyst: Cadence/Mentor merger "a bad idea"
(06/17/2008 2:54 PM EDT)
URL: http://www.eetimes.com/showArticle.jhtml?articleID=208700171
SAN JOSE, Calif. — Cadence Design Systems is under pressure and may lose its top spot in the electronic design automation sector, but its proposed $1.6 billion merger with Mentor Graphics is "a really bad idea," said a veteran EDA analyst.
"You would be sticking together two companies that have little synergy, lots of overlap and enough combined debt with the deal to make it hard to keep the pace in R&D," said Gary Smith, principal of Gary Smith EDA (Santa Clara, Calif.). "This deal would be like tying a boat anchor to the two companies and potentially sinking them both," he added.
E-mail This Article | Printer-Friendly Page |
Related News
- Cadence Collaborates with Arm and Samsung Foundry on Delivery of 5LPE Flow for Mission-Critical Applications Using Next-Generation "Hercules" CPU
- Cadence Achieves TUV SUD's First Comprehensive "Fit for Purpose - TCL1" Certification in Support of Automotive ISO 26262 Standard
- Synopsys Extends Verification FastForward Program, Enabling Cadence Incisive and Mentor Graphics Questa Users to Adopt VCS Simulation with Fine-Grained Parallelism Technology
- Mentor's CEO on Merger Mania
- Cadence, Mentor Graphics and Breker Announce Collaborative Technology Contribution to Accellera Portable Stimulus Working Group
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024