Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


Commentary: Cadence-Mentor: facts vs. emotions


Related News

Breaking News

Most Popular (Updated Daily)

Bolaji Ojo, EE Times
(06/19/2008 1:17 AM EDT)
 
History will be the final judge of Michael J. Fister's decision to make a hostile bid for Mentor Graphics Inc.

Fister, president and CEO of Cadence Design Systems Inc., might not be able to close the deal considering the strong opposition from Mentor Graphics management and antitrust concerns.

Even if Cadence successfully completes the transaction, it might eventually be judged a mistake if integration proved problematic and if the company failed to secure the expected benefits.

Speculations about the future of the deal won't take away from Fister admiration for the share bravado of the proposed deal, which many speculated about but few thought would actually ever be initiated.

The proposed $1.6 billion acquisition of Mentor by Cadence has been heavily slammed in the press with some analysts and industry observers harshly condemning the transaction.

Click here to read more ...





E-mail This Article Printer-Friendly Page


<A HREF="http://www.design-reuse.com/banner/exit.php?id=445" target="_top"><IMG SRC="http://www.us.design-reuse.com/adserver/www/images/eureka_static.jpg" WIDTH=125 HEIGHT=125 BORDER=0></A>