Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


ComLSI awarded second US Patent in Active VLSI Packaging (AVP) technology


Related News

Related

Breaking News

Most Popular (Updated Daily)

Mesa, AZ -- June 30, 2008 -- ComLSI announces issuance of its second patent on Active VLSI Packaging and Active Noise Regulation entitled "VOLTAGE DROOP SUPPRESSING CIRCUIT" as US Patent 7378898.

This patent protects circuit technology relating to High-Bandwidth Voltage Regulation that is a key component of active VLSI packaging (AVP) and active noise regulation. Employing a controlled transistor switch between a package capacitor and the chip power grid, the patented invention enables rapid charge transfers and high-bandwidth, low-cost on-package voltage regulation. It is particularly suitable for voltage domains in multi-core nanoprocessors.

When issued, the patent text can be accessed at US Patent #7378898. Further technology information can be provided under a mutual Corporate NDA.




   

Contact ComLSI

Fill out this form for contacting a ComLSI representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page


<A HREF="http://www.design-reuse.com/banner/exit.php?id=445" target="_top"><IMG SRC="http://www.us.design-reuse.com/adserver/www/images/eureka_static.jpg" WIDTH=125 HEIGHT=125 BORDER=0></A>