• About D&R
  • |
  • D&R Software
  • |
  • dr-embedded.com
  • |
  • Login
  • |
  • Subscribe to D&R SoC News Alert
Design And Reuse
  • Search IP
    • Categories
      • Silicon IP
      • Physical Library
      • Analog & Mixed Signal
      • Interfaces
      • Processors & Microcontrollers
      • Memory Element
      • Security / Error Corr. Det.
      • Video / Image / Audio
      • Wireline Communications
      • Wireless Communications
      • Silicon IP Vendors
    •  
      • Verification IP
      • Search / Browse
      • Verification IP Vendors
      • Software IP
      • Search / Browse
      • Software IP Vendors
      •  
      •  
      • Additional Services
      • Wanted IPs
      • IP Analytics
    • Featured Products
      • Synopsys, Inc.

        Ultra Low Power SRAM 512K Sync Compiler, TSMC 90G SVt

      • Soft Mixed Signal Corp.

        USB 2.0 Device Transceiver PHY

      • Denali Software, Inc.

        Memory Controller Core for DDR3 and DDR2 Memory Systems

      • Creonic

        DVB-S2 BCH and LDPC Encoder and Decoder

  • News
    • Categories
      • IP/SoC Products
      • Embedded Systems
      • Foundries
      • FPGA
      • Fabless / IDM
      • Deals
      • Legal
      • Business
      • Financial Results
      • People
      • Commentary / Analysis
      • 20 Most Popular News
    • Latest News
      • xilinx-28nm-fpg-apci-express-compliance

        Xilinx Achieves PCI Express Compliance Across its All Programmable 28nm Devices

        Monday May. 20, 2013
      • google-tv-vivante-gpu-cores-android-jelly-bean-update

        Google TV Devices with Vivante GPU Cores Ready for Android Jelly Bean Update

        Monday May. 20, 2013
      • synopsys-designware-ip-for-pci-express-3-0-passes-first-pci-sig-pcie-3-0-compliance-workshop

        Synopsys DesignWare IP for PCI Express 3.0 Passes First PCI-SIG PCIe 3.0 Compliance Workshop

        Friday May. 17, 2013
  • Industry Articles
    • Categories
      • IP/SoC Products
      • Embedded Systems
      • Foundries
      • FPGA
      • Business
      • 20 Most Popular Articles
    • Featured Articles
      • generic-ddr-behavioural-model

        Generic DDR Behavioural Model

        Monday May. 20, 2013
      • automated-eco-flow-for-overall-cycle-time-reduction

        Automated ECO Flow for overall cycle time reduction

        Monday May. 13, 2013
      • soc-interconnect-verification-challenge

        SoC Interconnect Verification Challenge

        Monday May. 06, 2013
  • Blogs
    • Industry Expert Blogs
      • the-honest-process-guy

        The Honest Process Guy

        Mannerisms - David Manners
      • enpirion-s-value-is-not-necessarily-in-ip

        Enpirion's Value is Not Necessarily in IP

        FPGA Gurus - Loring Wirbel
      • usb-3-0-ssic-mipi-m-phy-usb-compliance-tests

        Industry's First Demo of USB 3.0 SSIC and MIPI M-PHY Passing USB Compliance Tests

        To USB or Not to USB: A USB IP Blog - Eric Huang, Synopsys
  • Videos
  • IP-SoC Events
    • IP-SOC Days IP-SOC 2013 Archives
      • IP-SOC 2012
      • IP-SOC 2011
      • IP-SOC 2010
  • Choose a filter

Interview: IEC Executive Perspectives DesignCon 2009 with Xerxes Wania, President and CEO, Sidense Corp.

March 9, 2009 -- Sidense with Xerxes Wania, President and CEO.



   

Contact Sidense Corp.

Fill out this form for contacting a Sidense Corp. representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:

    




Tweet

Search Silicon IP

12,000 IP Cores from 400 Vendors
 

Sidense Corp. Hot IPs

  • NVM for HDCP key storage used in HDMI and DVI interfaces in 180nm CMOS processes
  • High density, Field-Programmable OTP for eFuse, ROM and FLASH replacement in 130 ...
  • NVM for HDCP key storage used in HDMI and DVI interfaces in 90nm CMOS processes
  • NVM for HDCP key storage used in HDMI and DVI interfaces in 130nm CMOS processes
  • NVM for HDCP key storage used in HDMI and DVI interfaces in 65nm CMOS processes
 
See Sidense Corp. IPs >>

Related News

  • EE Times - DAC special: video interview with Sidense CEO Xerxes Wania
  • Rambus Names Ronald Black as President and Chief Executive Officer
  • ClariPhy Names Broadcom Executive as CEO and President
  • FPGA veteran Robert Blake joins Achronix as president and chief executive officer
  • Cadence Appoints Lip-Bu Tan President and Chief Executive Officer
 
See Sidense Corp. Latest News >>

Breaking News

  • Cadence Introduces the Tempus Timing Signoff Solution, Delivering Unprecedented Performance and Capacity in Design Closure and Signoff
  • Xilinx Achieves PCI Express Compliance Across its All Programmable 28nm Devices
  • GUC Monthly Sales Report - April 2013
  • Google TV Devices with Vivante GPU Cores Ready for Android Jelly Bean Update
  • Synopsys DesignWare IP for PCI Express 3.0 Passes First PCI-SIG PCIe 3.0 Compliance Workshop
 
See Latest News >>

Most Popular (Updated Daily)

  1. ST's strategy is a tale of two segments
  2. Google TV Devices with Vivante GPU Cores Ready for Android Jelly Bean Update
  3. Cadence Introduces the Tempus Timing Signoff Solution, Delivering Unprecedented Performance and Capacity in Design Closure and Signoff
  4. TSMC plots system super chips
  5. Ultra-Low Latency H.264 Video Encoding Now Available from CAST
 
See the Top 20 >>
E-mail This Article Printer-Friendly Page






EETimes

© 2013 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Give us your feedback

Was this page helpful?
Ask us a question or get help

Talk to us

Partner with us

Suppliers, list your IPs for free.

Add your Products

Design-Reuse.com

  • About us
  • D&R Partner Program
  • Advertise with Us
  • Privacy Policy