32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Full debugging features at the lowest silicon cost with Dolphin Integration 16-bit microcontroller thanks to the innovative Virtual Clone
Its extremely low-cost Virtual Clone debugger is now proposed with the Flip80251 Typhoon, the new generation of 8051 upward compatible 16-bit microcontroller core.
The Virtual Clone package consists in a simple USB to JTAG adaptor which links a popular Software Development Kit running on a PC with the FPGA or the SoC embedding the 16-bit Flip80251 Typhoon and its unique “Processor Open Clone”, the POC peripheral.
“The POC squeezes into the SoC such a small silicon area, less than 0.012 mm2 at 0.18 µm,” explains Aurélie DESCOMBES, Product Manager for Microcontrollers at Dolphin, “that emulation and debugging features can be maintained inside without impacting its fabrication cost.”
In the case of a mixed signal SoC, such a flexibility is appraised by developers of software application: they can debug their program in the real SoC environment, i.e. with all analog peripherals active.
SoC integrators looking for a powerful and low-power core truly increasing the competitiveness of their SoC, can now benefit from a double chance: ultra small silicon area with a full and powerful set of debugging features.
For more data on the Virtual Clone and the set of debugging features, click here or contact Aurélie Descombes: logic@dolphin.fr
|
Dolphin Design Hot IP
Related News
- BIRD Owl, the new real-time debugging solution for the 16-bit microcontrollers, from Dolphin Integration
- Minimizing BoM cost and silicon area thanks to Dolphin Integration's iLR-LaDiable capless regulator
- Dolphin Integration: The first 16-bit MCU core 8051 upward compatible, achieving 0.4 DMIPS/MHz
- Dolphin Integration helps reducing BoM cost of IoT circuits thanks to a Panoply of Over Voltage regulators
- Shorter Time-To-Market thanks to the innovative SmartVision IDE from Dolphin Integration
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |