H.264 High Profiles Encoder - High 10, High 4:2:2 and High 4:4:4 (12 bit 4:2:2 or 4:2:0) Profiles
Analysis: Dissecting the MIPS-Chipidea breakup
EE Times (05/18/2009 2:13 PM EDT)
MANHASSET, N.Y. — Most mergers and acquisitions rarely work. When they do, it's because both parties have time, patience, commitment and money to burn in the process of integrating the two organizations.
An examination of the recent MIPS Technologies-Chipidea breakup strongly suggests that neither MIPS nor Chipidea had sufficient amounts of these key attributes.
Only 18 months after the Chipidea acquisition, MIPS -- faced with quarterly scrutiny by investors and the sharp decline of the global market -- had to give up the analog and mixed-signal IP supplier, once regarded as Europe's best kept secret.
MIPS executives blame the failed marriage on the overall softening of the economy. John Bourgoin, MIPS president and CEO, nonetheless stood by his original view, calling the acquisition of the analog IP vendor a "strategic move."
In contrast, former Chipidea engineers and marketing officials said "MIPS and Chipidea was a good fit, but [the merger was] mismanaged." They argued that it was MIPS' "integration dogma" that destroyed Chipidea's sales organization, thereby undermining the merger.
E-mail This Article | Printer-Friendly Page |
Related News
- Analysis: Is the ST, NXP wireless JV the start of IDM break-up?
- MIPS-Chipidea merger's goal: 'virtual' SoCs
- Cadence to Acquire BETA CAE, Expanding into Structural Analysis
- IAR unveils Functional Safety version of IAR Embedded Workbench for Arm equipped with certified static analysis capabilities
- Thalia releases AMALIA 24.1 with support for 12nm FinFET, porting simulation comparisons and streamlined technology analysis reporting
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India