Camera SLVS-EC v.2.0 5.0Gbps / MIPI D-PHY v2-1 4.5Gbps combo Receiver 4-Lane
Synopsys CEO: Crisis will change the way chips are designed
(06/03/2009 2:09 PM EDT)
MUNICH, Germany —As if the current downturn weren't challenging enough, the semiconductor industry is also headed for increasing challenges from higher design costs and production at smaller geometries, according to Aart de Geus, chairman and CEO of Synopsys Inc.
The cost of designs is going up because of increasing costs for embedded software development and verification, both of which will grow disproportionately fast, de Geus said in a presentation at the GSA & IET Semiconductor Forum here Wednesday (June 3).
But de Geus noted that every crisis presents its own opportunities and said that the current economic recession is no different.
E-mail This Article | Printer-Friendly Page |
|
Synopsys, Inc. Hot Verification IP
Related News
- EE Times - DAC special: Video interview with Synopsys CEO Aart De Geus
- Chip design’s recycle cycle: Interview with Aart de Geus, chairman and co chief executive, Synopsys
- Synopsys Announces Aart de Geus and Chi-Foon Chan to Become Co-CEOs
- Interview: Aart de Geus on AI-driven EDA
- EDA Chief Calls AI the New Driver
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process