Cadence's Tality subsidiary cuts 200 jobs, closes design centers
Cadence's Tality subsidiary cuts 200 jobs, closes design centers
By Semiconductor Business News
February 8, 2002 (6:00 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020208S0098
SAN JOSE -- Tality Corp. today announced it will eliminate 200 jobs and restructure its wireline communications business as it focuses more attention on its IC design and intellectual property (IP) business. The engineering services subsidiary of Cadence Design Systems Inc. said it will no longer provide board-level, mechanical and packaging services for data communication and telecom equipment. Tality's wireless business remains unchanged. "Our chip-level business has remained relatively healthy for the past 12 months despite the battering the communications industry as a whole has taken," said Brent Hudson, president of Tality. "With growth expected to return first to the chip sector of the industry, we need to focus our effort in order to fully capitalize on the market recovery. "Strengthening our IP position and continuing to build on our strong silicon design value proposition are our top priorities for the wireline communications segme nt of our business," he said. Tality will close its design centers in Ottawa, Lowell, Mass., and Noida, India. A restructuring charge of $25 million will be taken in the first quarter to cover severance, facility closures, and related asset write-offs, said the Cadence subsidiary.
Related News
- Philips Semi, Cadence's Tality unit team up in Bluetooth solutions
- Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances
- Intel and Cadence Expand Partnership to Enable Best-in-Class SoC Design on Intel's Advanced Processes
- Cadence Unveils Millennium Platform - Industry's First Accelerated Digital Twin Delivering Unprecedented Performance and Energy Efficiency
- Cadence Unveils New Palladium Z2 Apps with Industry's First 4-State Emulation and Mixed-Signal Modeling to Accelerate SoC Verification
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |