MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
Gennum Debuts PCI Express 3.0 IP, Showcases Bridging Solutions for HD Video at PCI-SIG
July 9, 2009 -- Gennum Corporation (TSX: GND) continues to push performance limits for PCI Express (PCIe) with demonstrations next week at the PCI-SIG Developers Conference being held in San Jose July 15-16. Gennums Snowbush IP group will showcase the industry's first public demonstration of a PCIe 3.0 PHY, highlighting its unprecedented electrical performance, as well as demonstrations of PCIe 2.0 and SATA IP in a PCIe SATA bridge. Gennum will also demonstrate 3 gigabits (Gb/s) live video capture using Gennum's PCIe 2.0 solutions, underscoring the potential for PCIe in SDI video applications.
Technical experts from Gennum will also present at the two-day conference, an event designed to provide intensive training on all aspects of PCIe.
What:
- PCIe HD Video Capture Demonstration
- PCIe 3.0 PHY IP Demonstration
- “Anatomy and Applications of PCIe Switching Technology” Paper Presentation
- “Optimizing PCIe Performance in PCs & Embedded Systems” Paper Presentation
PCI-SIG Conference, San Jose Convention Center, Gennum Booth #14
About Gennum
Gennum Corporation (TSX: GND) designs innovative semiconductor solutions and intellectual property (IP) cores for the worlds most advanced consumer connectivity, enterprise, video broadcast and data communications products. Leveraging the companys proven optical, analog and mixed-signal products, and IP, Gennum enables multimedia and data communications products to send and receive information without compromising the signal integrity. A recognized award-winner for advances in high definition (HD) broadcasting, Gennum is headquartered in Burlington, Canada, and has global design, research and development and sales offices in Canada, Germany, India, Japan, Korea, Mexico, Taiwan, the United States and the United Kingdom.
|
Related News
- Northwest Logic's PCI Express 3.0 Solution passes PCI-SIG PCIe 3.0 Compliance Testing at First Official PCIe 3.0 Compliance Workshop
- Cadence Demonstrates PCI Express 3.0 Offering at 2011 PCI-SIG Developers Conference
- PCI-SIG Releases PCI Express 3.0 Specification
- PCI-SIG Announces PCI Express 3.0 Bit Rate for Products in 2010 and Beyond
- Mobiveil's GPEX PCI Express 3.0 IP Passes PCI-SIG PCIe 3.0 Compliance Testing
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |