Lattice Semiconductor Updates Guidance for Third Quarter 2009
HILLSBORO, OR -- Sep 10, 2009 -- Lattice Semiconductor today announced updated guidance for the third quarter ending October 3, 2009.
- Third quarter revenue is now expected to be approximately flat to up 3% sequentially. This upward revision compares to previous guidance that third quarter revenue would be minus 2% to plus 3% sequentially.
- Both original and revised revenue guidance includes the previously disclosed expected reduction in revenue of approximately $2.0 million due to transitioning certain distributors from the sell-in to the sell-through business model.
- Gross margin percentage is expected to be approximately 52% to 54% of revenue, unchanged from prior guidance.
- Total operating expenses are now expected to be approximately $30.2 million, inclusive of $2.2 million of restructuring charges, compared to previous guidance of approximately $29.2 million, and $1.2 million, respectively. The expected $1.0 million increase in restructuring charges is related to an opportunity to consolidate additional office space in Silicon Valley.
No conference call will be held in conjunction with this guidance update. Additional information related to the third quarter will be available when the Company reports its third quarter 2009 results.
About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit www.latticesemi.com.
|
Related News
Breaking News
- Cadence Announces Most Comprehensive True Hybrid Cloud Solution to Provide Seamless Data Access and Management
- Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
- Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances
- M31 Successfully Validates 5nm IP Solution to Empower Global AI Applications
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |