32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Optimization key to the future, says EDA pioneer
Dylan McGrath, EE Times
(09/18/2009 7:10 PM EDT)
SAN FRANCISCO—The greatest opportunity for EDA lies in providing optimization for system-on-chip designers as opposed to more functionality, according to a long-standing veteran of EDA.
"EDA as we know it today will be less feature introduction and more about optimization," said Jim Hogan, a 35-year veteran of EDA, IP and the broader semiconductor industry who is currently a managing partner at venture capital firm Vista Ventures LLC. Hogan goes way back in the EDA industry and was an influential executive at Cadence Design Systems Inc. for many years.
E-mail This Article | Printer-Friendly Page |
Related News
- Key ASIC Deploys Synopsys' Design Compiler Graphical to Accelerate System-on-Chip Design
- Cochlear Limited Selects AMI Semiconductor to Co-Design and Manufacture Future Generation DSP Based System-on-Chip for Cochlear Implants
- Palmchip Receives Key System-on-Chip Patent
- System-on-chip market set for 20% CAGR, says report
- Saankhya Labs receives approval under Semiconductor Design Linked Incentive (DLI) scheme for Development of a System-on-Chip (SoC) for 5G Telecom infrastructure equipment
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows