Universal Chiplet Interconnect Express (UCIe 1.0) Controller
Panelists look at IP quality versus design productivity
Anne-Francoise Pele, EE Times
(12/09/2009 6:33 AM EST)
PARIS — A fundamental problem in the industry is to analyze and implement the tradeoffs between improving IP quality and losing design productivity. During a panel discussion at the IP-ESC 2009 Conference last week in Grenoble, France, IP buyers and sellers confronted experiences and issues.
Franois Rémond, director, CAD & design methodology at STMicroelectronics NV (Geneva, Switzerland), recognized that, over the last few years, SoC design productivity raised thanks to IP-based integration methods. At the same time, he observed that IP quality improved with costly investments in design for reuse methods.
E-mail This Article | Printer-Friendly Page |
Related News
- Cadence Unveils Joules RTL Design Studio, Delivering Breakthrough Gains in RTL Productivity and Quality of Results
- Synopsys Delivers Higher Productivity and Quality for Advanced-Node 5G/6G SoCs on Samsung Foundry's Low-Power Process
- Cadence Extends Digital Design Leadership with Revolutionary ML-based Cerebrus, Delivering Best-in-class Productivity and Quality of Results
- Jasper Design Automation Announces ActiveDesign With Behavioral Indexing for Greater RTL Design Quality and Designer Productivity
- Panelists laud 'Nordstrom' approach to IP quality
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows