ARM links with Synopsys to boost synthesisable core programme
ARM links with Synopsys to boost synthesisable core programme
By Paul Dempsey, EE Times UK
November 19, 2001 (5:16 a.m. EST)
URL: http://www.eetimes.com/story/OEG20011116S0005
ARM Holdings is looking to bolster its synthesisable core programme through a link with EDA group Synopsys. The two have developed a reference design, initially for the ARM946E-S core, ranging from the register transfer level to GDSII. Synopsys helped ARM develop the synthesisable ARM7 and has carried out similar work for cores and intellectual property (IP) from Infineon Technologies and NEC. Simon Segars, ARM's vice-president for engineering said: "The reference design flow will become the foundation methodology for our soft IP core solution." Rich Goldman, vice-president of strategic market development for Synopsys, said: "End designers of ARM-powered products can more rapidly integrate an ARM core into their products using the new reference design flow." The design uses logical and physical synthesis technologies. It is available immediately.
Related News
- Arm and Synopsys Strengthen Partnership to Accelerate Custom Silicon on Advanced Nodes
- Synopsys and Samsung Foundry Boost Power, Performance and Area for Modern SoCs on Samsung's SF2 Process
- Synopsys and Arm Strengthen Collaboration for Faster Bring-Up of Next-Generation Mobile SoC Designs on the Most Advanced Nodes
- Synopsys, Ansys and Keysight Collaborate with TSMC to Boost Performance of Autonomous Systems with New mmWave Reference Flow
- Intrinsic ID Collaborates with Synopsys to Boost SoC Security and Accelerate Time to Market
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |