Altera's Stratix IV FPGAs Pass Interlaken Interoperability Test
Devices Support Chip-to-Chip Interlaken Interface up to 10-Gbps Line Rates
San Jose, Calif., March 8, 2010 — Altera Corporation (NASDAQ: ALTR), today announced its Stratix® IV FPGAs passed the Interlaken Alliance's device interoperability testing. Altera certified its high-performance FPGAs interface with third-party components using the Interlaken protocol. Stratix IV GT FPGAs passed interoperability testing at 6.25-Gbps line rates and are the industry's only Interlaken solution capable of supporting line rates of 10 Gbps. Device interoperability testing validates Stratix IV FPGAs for chip-to-chip Interlaken interface and ensures they can be quickly deployed as a turnkey solution for next-generation wireless and wireline infrastructure applications.
Altera passed interoperability testing using a Stratix IV GT FPGA development board along with Altera's internally developed Interlaken intellectual property (IP) core. The IP core is fully compliant to the Interlaken Protocol Definition revision 1.2 and provides a cost-effective, risk-free solution that can be quickly implemented in the FPGA.
“The Interlaken protocol is a popular solution for equipment manufactures due to its ability to enable high-speed chip-to-chip packet transfers and Altera is committed to providing our customers a comprehensive Interlaken solution through our leading-edge FPGAs,” said Luanne Schirrmeister, senior director of component product marketing at Altera Corporation. “By offering an Interlaken solution that supports data rates up to 10-Gbps, Altera is driving the industry's move toward 100G systems.”
Passing the Interlaken Interoperability Test
The Interlaken Alliance's device interoperability test included five chip vendors testing the connectivity between their components using the Interlaken protocol. Altera successfully demonstrated interoperation with all the participating ASSP vendors' solutions, including Cortina's CS1999 and CS3477 device families and PMC-Sierra's HyPHY 20G platform.
“As demand for voice, video, and data increases, service providers are looking for ways to upgrade their existing infrastructure,” said Fred Olsson, product line director at Cortina Systems. “Proven interoperability between the Altera Interlaken IP core on Stratix IV hardware and Cortina's CS1999 40Gb/s framer as well as CS3477 aggregator ICs enables not only a seamless connection for high throughput packet processing but also further demonstrates Interlaken's ability to eliminate bandwidth restrictions and increase performance for communications applications that require the highest possible performance.”
Availability
Altera® Stratix IV FPGAs are available today in production. For pricing information contact your local Altera sales representative. Altera's internally developed Interlaken IP core is available by contacting Altera. For additional information regarding Altera's Interlaken solutions visit: www.altera.com/technology/high_speed/protocols/interlaken/pro-interlaken.html
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera's Stratix IV GT FPGA Successfully Passes Ethernet Alliance's HSE Interoperability Test Targeting 100-Gigabit Ethernet Systems
- Altera's Stratix IV FPGAs Deliver Unprecedented Acceleration for World’s Most Powerful Reconfigurable Supercomputer
- Altera's Stratix IV GT FPGAs Interoperate Directly with 40G QSFP Optical Modules
- Altera's Stratix IV FPGAs to Power XDI's dbX Analytics Appliance
- Altera's Stratix IV GX FPGAs Move to Volume Production
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |