Dolphin Integration completes their catalog of Standard Cell Libraries with a new stem optimized for low leakage: LL-BTF
Meylan, France – March 22, 2010. Dolphin Integration’s strategy is to offer to Standard Cell Users a bunch of specialized stems ultimately optimized for one prime criterion.
The HD-BTF stem optimized for high density comes first and is already available for major foundries in the 180 nm, 130 nm and 65 nm technological processes. Thanks to its innovative Spinner Cell, this stem is good also for dynamic power consumption.
The Speed optimized stem comes next so that HS-BTF is under development to complete their catalog in the 130 nm and 65 nm technological processes.
The Low Leakage optimized stem is launched today as LL-BTF with one major plus: opposite to conventional libraries, the SESAME stems are cell-mixable for the synthesizer to provide the best trade-off between the diverse criteria: density, speed, dynamic power and leakage.
With the objective to keep its capability to be mixable with the HD-BTF and HS-BTF stems, while dramatically reducing the leakage, LL-BTF is designed with both Hvt and Svt transistors.
Compared to the High Density optimized stem, LL-BTF enables to divide the leakage in a ratio up to 30.
Depending on the applications and on the leakage constraint, users have the flexibility to either implement their SoC with LL-BTF alone or to mix LL-BTF with HD-BTF or even HS-BTF, the goal being to fully optimize leakage versus density or speed.
For more information about Dolphin Integration catalog of Standard Cell Libraries: http://www.dolphin.fr/flip/sesame/sesame_download.html
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation and Foundry independence. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs. For more information about Dolphin, visit: www.dolphin.fr/sesame
|
Dolphin Design Hot IP
Related News
- Dolphin Integration widens their catalog with libraries targeting both Low Power and High Speed
- Dolphin Integration strengthens their portfolio of Standard Cell libraries with the DUAL innovation targeting Low Power designs
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
- TSMC's Extremely Low Leakage Devices on 180nm eLL process empowers Dolphin Integration's IP offering
Breaking News
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |