Virage Logics's new IP venture: It's the subsystems, stupid!
Junko Yoshida, EE Times
(04/13/2010 6:51 PM EDT)
NEW YORK — Semiconductor IP vendor Virage Logic, whose quarterly revenue is less than one-fifth that of processor IP giant ARM, may be "off the radar" among investors and media. But its ideas and ambitions are as big as anybody's, according to the company's CEO Alex Shubat who talked to EE Times this week.
For starters, Virage Logic no longer sees itself as just a provider of a collection of semiconductor IP cores. Instead, it's betting on a future of becoming a supplier of "subsystems" that can be quickly, painlessly and deeply embedded in SoCs for its licensees.
Further, the company is said to be prepared to offer just about everything chip vendors need to succeed in their SoC business.
That includes: a close partnership with foundries on the next-generation process node; investment in tools for design for yield and design for test; a design team to integrate IP cores and build SoCs; and a dedicated team to maintain and refresh IPs; and disperse those IPs across different subsystems.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Do more with less energy! What's behind Dolphin Design's Energy Efficient Platforms?
- Faraday's SoCreative!V Platform Accelerates SoC Development in Edge Applications
- Google and eSilicon at DAC 2019: Doing EDA in the Cloud? Yes, It's Possible!
- Impressive World-Wide Syndicate Invests $65 Million In AI Platform Venture ThinCI's Oversubscribed Series C Funding Round
- Microsemi's Mi-V Ecosystem Continues to Expand as New Member Antmicro Joins to Develop Mi-V RISC-V Processor Subsystems for PolarFire FPGAs
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024