MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
MoSys and PLDA Partner to Deliver Complete PCI Express 2.0 and 3.0 IP Solutions
SUNNYVALE, Calif., May 18, 2010 -- MoSys, Inc., a leading provider of differentiated, high-density memory and high-speed interface (I/O) intellectual property (IP), and PLDA, the leader in high speed bus IP, have partnered to deliver complete PCI Express 2.0 and 3.0 PHY and controller IP solutions. The first integrated offering will combine MoSys' PCI Express 2.0 PHY with PLDA's XpressRich2 controller. The companies are also working together to provide an integrated PCI Express 3.0 solution.
PCI Express is one of the most ubiquitous bus interface protocols. By teaming up to provide proven interoperability, application notes and direct engineering assistance, MoSys and PLDA will help SoC designers speed time-to-market and reduce cost and risks when integrating PCI Express IP. In addition to strong technical collaboration, MoSys and PLDA will also partner to jointly market their new, integrated PCI Express IP solutions.
"Our customers are clearly looking for guaranteed integration between our world-class PCI Express PHYs and controllers," said David DeMaria, Vice President of Business Operations at MoSys. "PLDA is one of the pioneers in providing PCI Express controller solutions, and a strong partner for MoSys. We are delighted to be working with PLDA."
"As industry leaders in our respective technologies, MoSys and PLDA offer customers the best solutions available. We are very pleased to partner with MoSys to deliver a combined PCI Express solution," said Stephane Hauradou, CTO at PLDA. "By integrating best-of-breed technologies from both companies, we are uniquely positioned to offer complete PCI Express PHY and controller solutions to our customers, reducing IP integration cost and risk while shortening time to market."
Information and further details for the integrated PCI Express solutions is available from both companies. Contact MoSys at www.mosys.com/contact.php and PLDA at www.plda.com/contact.php.
About MoSys, Inc.
Founded in 1991, MoSys(R) , develops, markets and licenses differentiated embedded memory and high speed parallel and serial interface IP for advanced SoC designs. MoSys' patented 1T-SRAM(R) and 1T-Flash(R) memory technologies offer a combination of high density, low power consumption, high speed and low cost advantages that are unmatched by other available memory technologies for a variety of networking, computing, storage and consumer/graphics applications. MoSys' silicon-proven interface IP portfolio includes DDR3 PHYs, as well as SerDes IP that support data rates from 1 Gigabit per second (Gbps) to 11 Gbps, across a wide range of standards, including PCI Express, XAUI, SATA and 10G KR. MoSys IP has been production-proven in more than 225 million devices. MoSys is headquartered in Sunnyvale, California. More information is available on MoSys' website at www.mosys.com.
About PLDA
PLDA designs and sells a wide range of ASIC and FPGA interconnect solutions including bus controllers and SoC IP. The company offers complete solutions, including semiconductor IP, hardware, software, and design services. Founded in 1996, PLDA is privately owned. The company maintains offices in San Jose, California and headquarters in France and has a strong international distribution network. For additional information about PLDA, please visit http://www.plda.com.
|
Related News
- Cadence Achieves First PCI Express 2.0 and PCI Express 3.0 Compliance for TSMC 16nm FinFET Plus Process
- Brite Semiconductor, Naneng Microelectronics, and PLDA Collaborate to Release Complete PCIe 2.0/3.0 Solution
- PLDA and M31 Announce a Compliant PCI Express 3.0 Solution Including PLDA's XpressRICH3 Controller and M31's PHY IP for the TSMC 28HPC+ Process Node at 8 GT/s
- PLDA Achieves PCI Express 3.0 Compliance for XpressSWITCH IP, Adding to its List of PCI Express Compliant Products
- PLDA's XpressRICH3-AXI PCI Express 3.0 IP with AMBA AXI Support Passes PCI-SIG PCIe 3.0 Compliance Testing
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |