32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Easics And ICsense Join Expertise To Offer Best-Of-Class Mixed-Signal ASICS
November 24, 2010 -- Easics, a leader in digital ASIC and FPGA design and ICsense, a leading analog IC design house, recently announced a partnership agreement. By joining their expertise, the two design houses can now offer their customers high-quality, best-of-class mixed-signal ASIC applications. With the agreement, Easics and ICsense formalize a longstanding collaboration that has already produced a number of successful ASIC designs.
Experts forecast a growing role for mixed-signal ASICs, as more and more applications require integration of all digital and analog functionality in one chip for size, power and cost reasons. Typical applications are sensing, data acquisition, communication and power management combined with custom digital and data processing for medical, environmental, industrial and consumer markets.
"IC design houses often have their roots in either digital or analog chip design." said Ramses Valvekens, CEO of Easics. "They lack the skills, experience and tools for the other domain. Yet, the marketplace increasingly demands integrated mixed-signal ASIC solutions. We formed the Easics - ICsense partnership to address this need. At the same time, the agreement allows each partner to continue and strengthen its own expertise".
"Partnering with Easics complements our offering of analog IC design", said Bram De Muer, CEO of ICsense, "During five years of intense cooperation, we have aligned our business processes, project management and design methodologies. This partnership is the logical next step; it allows us to make a solid offering of production-ready mixed-signal ASIC solutions."
Companies interested in this mixed-signal ASIC offering may contact either Easics or ICsense, which will call upon the other company as preferred partner. The combined teams of Easics and ICsense include 38 highly skilled engineers, and are housed in the Arenberg Science Park in Leuven, Belgium.
Since 2006, Easics and ICsense have cooperated to design a number of successful mixed-signal ASICs. These include a medical chip for Cochlear (Sydney, Australia and Mechelen, Belgium), a batteryless avionics RFID chip for Tego (Waltham, MA, USA), a high-accuracy sensing system for a leading industrial customer, and a power management ASIC for a telecom customer.
About ICsense
ICsense is an ISO 9001:2000 certified analog IC design house, specializing in high-performance analog, mixed-signal and high-voltage IC design for medical, automotive, consumer and industrial markets. Its strengths are power and battery management, sensor, actuator and MEMS interfacing with data acquisition and high-voltage designs. ICsense was founded in 2004 as a spin-off from the University of Leuven (Belgium) and is privately held. For more information, visit http://www.icsense.com
About Easics
Easics is a System-on-Chip design company, targeting designs in both FPGA and digital & mixed-signal ASIC technology. Easics designs reliable and scalable high-performance and low-power embedded systems for leading product companies active in wireless & wired communication, medical, industrial, automotive, aerospace, multimedia and measurement equipment. Easics was founded in 1991 as a spin-off from imec and the University of Leuven (Belgium). Easics is privately owned since 2004. For more information, visit http://www.easics.com
|
Related News
- Arrow Electronics and Triad Semiconductor Team to Offer Mixed-Signal Via-Configurable Array ASICs
- Alvand Technologies' Ultra-Low Power ADC/DAC IP Has Been Selected By Faraday Technology for High-Performance, and Next-Generation Mixed-Signal ASICs
- Chipidea, Chartered Collaborate to Offer Advanced Mixed-Signal IP at 65nm
- Actel Fusion and New Pulse Width Modulation Core Offer New Levels of Flexibility for Embedded Mixed-Signal Applications
- Artisan Changes the Rules Again -- Offers Free Analog and Mixed-Signal IP; UMC First to Offer Artisan's Free Analog and Mixed-Signal IP
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |