Open-Silicon Releases Max Technology 2.0
MILPITAS, Calif. – February 15, 2011: Open-Silicon, Inc., a leading semiconductor design and manufacturing company, today announced the availability of MAX Technologies 2.0. This update to Open-Silicon’s MAX Technologies helps Open-Silicon best optimize silicon for power, performance and cost while also managing the process variability of today’s advanced CMOS nodes. Not only are power, performance, cost and variability major design challenges for 40nm and 28nm SoCs, but they also are the criteria by which great silicon is measured in the market. By using PowerMAX™, CoreMAX™, TestMAX™ and VariMAX™, Open-Silicon’s customers can enjoy competitive advantages in their marketplace.
For managing silicon variability and reducing leakage power, Open-Silicon offers VariMAX with back biasing. Open-Silicon’s 28nm development efforts have shown back biasing to be effective at dramatically reducing leakage power even with new high-K metal gate (HKMG) transistors. As low-power design moves to the mainstream, back biasing is becoming a critical technology for maximizing yields for high-volume mobile SoCs and managing power density for high-performance networking and computing silicon.
Open-Silicon offers PowerMAX for low-power design. In particular, Multi-Threshold CMOS (MTCMOS) has been used in many designs across multiple foundries. With MTCMOS, Open-Silicon has efficiently implemented block-level power gating using either header or footer cells as well as memory retention, state retention flops, level shifters, isolation cells and rush current analysis.
For high performance, Open-Silicon offers 28nm support for design-specific library augmentation, where Open-Silicon uses patented software to analyze the critical paths and design new library cells to improve performance. Think Physical™, another addition to the MAX Technologies line, helps designers create physically-optimized RTL by carefully and simultaneously modeling the design’s physical considerations. By outlining the entire design flow, from architecture all the way through to tape-out, before any code is written, team members can understand how the specific constraints of the architecture, technology, verification environment, synthesis flow and place and route flow mutually interact. This careful attention throughout the design process means overall design performance is maximized.
“As the industry moves toward a design-lite model, Open-Silicon is uniquely positioned to provide the derivative solutions our customers need,” said Colin Baldwin, director of marketing at Open-Silicon. “MAX Technologies 2.0 further enhances our capabilities to design and manufacture complex, custom silicon solutions, and builds our customer’s confidence that they are going to be supplying world-class silicon to these new derivative markets.”
About Open-Silicon, Inc.
Open-Silicon is a leading semiconductor company focused on SoC realization for traditional ASIC, develop-to-spec, and derivative ICs. In support of the industry trend towards collaborative engineering and design-lite, Open-Silicon offers SoC architecture, system design, physical design, low-level software, and high-quality semiconductor manufacturing services with one of the world’s broadest partner ecosystems for IC development. For more information, visit Open-Silicon’s website at www.open-silicon.com or call 408-240-5700.
|
Related News
- Open-Silicon Announces Availability of World's First HMC 2.0 Memory Controller IP
- CXL Consortium Releases Compute Express Link 2.0 Specification
- Khronos Group Releases OpenVG 1.1 Lite to Bring High-Quality Vector Graphics to OpenGL ES 2.0-Compatible GPUs
- VESA Releases Updated DisplayPort Alt Mode Spec to Bring DisplayPort 2.0 Performance to USB4 and New USB Type-C Devices
- Khronos Releases SPIR 2.0 Provisional Specification
Breaking News
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |