ISSCC panel sees challenges at 20-nm
Mark LaPedus, EETimes
2/23/2011 9:02 PM EST
SAN FRANCISCO – After some debate, there is finally some consensus at the 22-/20-nm logic node-at least among leading-edge foundries.
During a panel session at the 2011 International Solid-State Circuits Conference (ISSCC) here, IBM, Globalfoundries and TSMC all agreed that they would extend planar bulk CMOS to the 22-/20-nm node. In other words, don’t expect foundries to embrace FinFETs, fully depleted SOI, multi-gate transistors or other newfangled structures at 22-/20-nm.
E-mail This Article | Printer-Friendly Page |
Related News
- TSMC Sees Fast Ramp for 20-nm
- Samsung Now Mass Producing Industry's First, 20-Nanometer 6Gb LPDDR3 Mobile DRAM
- StreamDSP Announces 20nm Device Support For its sFPDP IP Core, Enabling Serial FPDP in Altera Arria-10 and Xilinx UltraScale Devices
- TSMC expected to begin 20-nm line early
- Intel plans to crush ARM beyond 20-nm
Breaking News
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results