MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
DATE 2011: SoC realization, the elephant in the room
James Hogan, EETimes
3/17/2011 4:50 AM EDT
There was an interesting panel discussion at this week’s Design Automation and Test in Europe (DATE) Conference that included representatives from various links in the SoC supply chain – EDA suppliers, IP providers, services companies and even a bona fide SoC developer. The panelists were asked to provide their view of where the EDA and IP industries were headed. Like the proverbial blind men who are asked to describe what is in front of them by touching different parts of an elephant, everyone brought a slightly different perspective to the table.
But not as different as you might think. Interestingly, five of the six panelists focused the majority of their talk on IP. For good reason: IP, and more generally design reuse, is the crux of SoC’s future and value proposition. Everyone agrees that the ability to quickly and efficiently re-use silicon-proven functionality in new designs holds the key to addressing the technical complexity, time pressures and jaw-dropping economics of bringing new SoCs to market. There simply is no other way.
E-mail This Article | Printer-Friendly Page |
Related News
- Cadence Appoints Martin Lund to Lead SoC Realization Group
- DAC 2011: How to Respond to the ITRS SoC Design Cost Slide
- Cadence Accelerates SoC Realization, Reduces Costs With New Open Integration Platform
- Legend and Circuit Semantics Invite EDA Community to Demos at DATE That Show How to Improve Timing and Characterization of SoC Designs
- Date 2002 conference to spotlight IP, SoC issues
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024