CAST Simplifies PCI Express FPGA Integration with Application-Level Interface Core
March 25, 2011, Woodcliff Lake, NJ -- Semiconductor intellectual property (IP) provider CAST, Inc. has released an IP core that makes it easier to integrate PCI Express in an FPGA-based system.
The new PCIEXPAIF IP Core provides a high-level interface between popular system buses like AMBA® AXI4 and the PCI Express hard macro blocks available from FPGA vendors Altera and Xilinx. The core includes an extensible DMA and other functions to encode and decode Transaction Layer Packets, relieving the designer from directly managing this lower-level activity and enabling an application-level focus.
The interface core supports the 32- and 64-bit versions of the open source Wishbone Bus and the AMBA® AHB™, AXI™ and AXI4 buses. The Altera version is compatible with Altera Cyclone® IV GX, Arria® II GX, Stratix® IV GX, and Stratix V GX devices. The Xilinx version is compatible with Virtex®-5, Virtex-6 and Spartan®-6 devices. Support for additional buses, vendors, or device families is available on request.
Learn more about the PCIEXPAIF core and see sample implementation results at the CAST website: http://www.cast-inc.com/ip-cores/pci-express/pciexpaif/index.html
About CAST, Inc.
CAST, Inc. is a privately held company that enables quicker, less expensive electronic system on chip (SoC) realization through semiconductor IP products and supporting services. The company features advanced image/video processing and microcontroller IP families, plus the memory controllers, high-speed buses, peripherals, and other functions needed to build complete systems. Many of these are available pre-integrated in the form of Processor and Application Platforms. CAST overall strives to give customers a better IP experience through proven IP products; rapid, effective support; and reduced risk due to 17 years in the IP industry. Learn more at www.cast-inc.com.
|
CAST, Inc. Hot IP
Related News
- PLDA Announces Integration of its PCIe 2.0 controller with advanced AMBA AXI interface in Microsemi's new SmartFusion2 SoC FPGA
- PLD Applications' PCI-SIG-tested x1, x4, x8 PCI Express IP Core validated for FPGA and ASIC integration
- Rambus Delivers PCIe 6.0 Interface Subsystem for High-Performance Data Center and AI SoCs
- Achronix Selects Synopsys' Leading DesignWare IP Solutions to Accelerate Development of High-Performance Data Acceleration FPGA
- Rambus Announces Comprehensive PCI Express 5.0 Interface Solution
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |