MIPI D-PHY Tx-Only 2 Lanes in TSMC (28nm, 22nm, 16nm, 12nm, N7, N6)
Cadence exec discusses China strategy
Anne-Françoise PELE, EETimes
4/6/2011 11:50 AM EDT
PARIS – For the past few years, most of the growth in the EDA industry has been occurring in the Asia-Pacific Region, including China. A recent collaboration with China-based Spreadtrum Communications Ltd. has illustrated Cadence Design Systems' intention to seize opportunities and further strengthen its position on the Chinese market.
In an interview with EE Times, Charlie Huang (see photo), senior vice president and chief strategy officer at Cadence Design Systems Inc., discussed the current semiconductor landscape in China, what Cadence is finding through its R&D facilities in the nation and the company's news and how it will affect the semiconductor industry at large.
E-mail This Article | Printer-Friendly Page |
|
Cadence Design Systems, Inc. Hot IP
Cadence Design Systems, Inc. Hot Verification IP
Related News
Breaking News
- After TSMC fab in Japan, advanced packaging facility is next
- A System On Module (SoM) developed by Electra IC: BitFlex-SPB-A7 FPGA SoM
- Weebit Nano to demo its ReRAM technology on GlobalFoundries' 22FDX® platform
- SoC Secure Boot Hardware Engine IP Core Now Available from CAST
- QuickLogic and Zero-Error Systems Partner to Deliver Radiation-Tolerant eFPGA IP for Commercial Space Applications
Most Popular
- Former Moortec executives create chip monitor startup
- PrimisAI Unveils Premium Version of RapidGPT, Redefining Hardware Engineering
- Arteris Expands Ncore Cache Coherent Interconnect IP To Accelerate Leading-Edge Electronics Designs
- Arm Announces New Automotive Technologies to Accelerate Development of AI-enabled Vehicles by up to Two Years
- Arm's Broadest Ever Automotive Enhanced IP Portfolio Designed for the Future of Computing in Vehicles