Xylon announces new Compact Multilayer Video Controller IP version with the AMBA AXI4 interface and the DVI output
April 28, 2011, Zagreb (Croatia) – The new Compact Multilayer Video Controller IP version supports the AMBA® AXI4 (Advanced eXtensible Interface 4) interface which allows for IP use in the latest Xilinx ISE® Design Suite 13 software and design tools.
With this Plug-and-Play IP core, designers can add an advanced display support to their new 7-Series, Virtex®-6 and Spartan®-6 FPGA design within minutes. The logiCVC-ML supports connections to different memory controllers, such as the Xilinx's axi_s6_ddrx and axi_v6_ddrx, or Xylon's logiMEM-ARB memory controller IP core.
The AMBA AXI4 interface is a configurable option and can be easily exchanged with the IBM CoreConnect PLB compatible interface.
The list of new IP features is further expanded by the DVI output option. The DVI output cuts the BOM and saves on costs by providing direct FPGA display control with no need for external display drivers. The highest display resolution supportable by the low-cost Xilinx Spartan-6 FPGA and the DVI output is 1280x1024. The IP's DVI output also supports HD 1080i and HD720p.
The logiCVC-ML Compact Multilayer Video Controller IP core is available in Xylon's Low-Volume IP Program (LVIP), which is setup to match every budget. Other licensing models, such as the Site License, are available on request.
logicBRICKS IP cores from the LVIP program are available for full evaluation at no cost and obligations.
|
Xylon Hot IP
Related News
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with targeted applications in DMA Streaming of Video and Data over PCIe or UDP/IP Network Interface.
- Xylon Announces a New Version of logiVIEW Multiview 3D Video Transformation Engine IP Core
- DFI Group Releases Initial Version of the DFI 5.0 Specification for High-Speed Memory Controller and PHY Interface
- Xylon releases New logiADAK-VDF Video Framework Version
- Xylon Announces logiSPI SPI to AXI4 Controller Bridge IP Core for Xilinx Zynq-7000 AP SoC and FPGAs
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |