Altera Releases Industry's First 28-nm FPGA Development Kit
Full-Featured Stratix V GX FPGA-Based Development Kit Accelerates the Development of High-Bandwidth Systems
San Jose, Calif., September 6, 2011—Altera Corporation (NASDAQ: ALTR) today reached another milestone in driving the industry's rollout of 28-nm FPGAs by announcing availability of the Stratix® V GX FPGA Signal Integrity Development Kit, the first development kit featuring 28-nm FPGAs. This full-featured kit allows design engineers to accelerate the design and development of high-performance systems that meet the industry’s demand for more bandwidth. The Stratix V GX FPGA Signal Integrity Development Kit provides customers a platform for measuring and evaluating transceiver link performance ranging from 600 Mbps to 12.5 Gbps.
The Stratix V GX FPGA Signal Integrity Development Kit features advanced equalization functions for the device’s high-speed serial transceivers. Customers can perform real-world system analysis using on-board SMA and popular backplane connectors including Molex® Impact® and Amphenol® XCede®. These built in high-speed backplane connectors are used to evaluate custom backplane performance and evaluate link BER. Users can also generate and check pseudo-random binary sequence (PRBS) patterns via an easy to use graphical user interface.
“To meet the ever increasing data rates and bandwidth requirements of today’s high-end communications systems, it’s essential for SERDES providers to invest in signal and power integrity in their silicon,” said Dr. Eric Bogatin, Signal Integrity Evangelist with Bogatin Enterprises, a LeCroy Company. “Altera’s Stratix V Transceiver Signal Integrity Development Kit provides an ideal vehicle to evaluate transceiver performance for customer applications and accelerate the development time for new designs.”
The Stratix V FPGA Signal Integrity Development Kit allows users to verify compliance with the most popular protocol standards today, including 10GbE, 10GBASE-KR, PCI Express® (PCIe®) Gen1, Gen2 and Gen3, Serial RapidIO®, Gigabit Ethernet (GbE), 10 GbE XAUI, CEI-6G, CEI-11G, HD-SDI, Interlaken and Fiber Channel. The development kit features a Stratix V GX FPGA-based development board, a one-year license of Quartus® II Software, design examples and access to Altera's MegaCore® IP library including the Nios® II Embedded Design Suite.
Pricing and Availability
The Stratix V GX FPGA Signal Integrity Development Kit is available now and priced at $4,995. To learn more about this kit, or to purchase, visit www.altera.com/s5sikit. For more information on Stratix V FPGAs, contact your local Altera sales representative or visit.
About Altera
Altera® programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera’s FPGA, CPLD and ASIC devices at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera Shipping Industry's Fastest Backplane-capable Transceivers in 28-nm Stratix V FPGAs
- Altera Interoperates First 28-nm FPGA with PLX Technology's PCIe Gen3 Switch
- Altera's 28-nm Stratix V FPGA Selected by Infinera For Use in DTN-X Multi-Terabit Packet-Optical Transport Network Platform
- Altera Releases FPGA Industry's First Virtual Target for Software Development on SoC FPGAs
- Altera Unveils 28-nm Device Portfolio Tailored to Customers' Diverse Design Requirements
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |