Zero Latency for intoPIX FPGA-based JPEG2000 Encoder & Decoder IP-Cores
October 11, 2011 -- Louvain-la-Neuve, Belgium -- intoPIX will demonstrate its new FGPA-based JPEG2000 ultra-low latency codec on 12th-13th October at the CCW Expo in New York. Reaching an end-to-end latency lower than 10 milliseconds, the new FPGA IP-Cores address real-time communication and fast response interactive video applications where zero latency is crucial. intoPIX’ strong expertise in JPEG2000 and FPGA integration have resulted in optimizing the process delay down to less than one frame for a full encoding and decoding cycle, while maintaining the same compression efficiency. As of today, intoPIX offers the only JPEG 2000 implementation capable of achieving such performance.
"Broadcasting of live events, sharing vivid telepresence sessions and remotely controlling post-production tools and images are applications which require that perfect combination of visually lossless quality, professional workflow and highly responsive interactive manipulation. Yes, your live image matters, and we care!”, says Jean-Francois Nivart, CSO at intoPIX.
More info will be available at intoPIX booth 864 during CCW Expo 2011 in New York (12-13 October).
About intoPIX
intoPIX is a leading supplier of image compression technology to audiovisual equipment manufacturers. We are passionate about offering people a higher quality image experience. That’s why we’ve developed FPGA IP-cores and boards enabling high-end JPEG 2000 image compression while protecting the content with security and hardware enforcement layers. More information on our products, customers and company can be found on www.intopix.com.
|
intoPIX Hot IP
Related News
- intoPIX Launches new compact JPEG2000 Encoder and Decoder FPGA IP-cores at ISE 2013
- intoPIX announces new JPEG 2000 & security IP-cores optimized for the 28nm FPGAs
- Orthogone and Napatech collaborate to deliver state-of-the-art, ultra-low latency FPGA-based SmartNIC platform for high-frequency trading applications
- Enyx launches an ultra-low latency development framework for building standardized, FPGA-based trading systems
- intoPIX & Macnica Technology revolutionize AV signal distribution at ISE 2018: Integrating the new ST 2110 standards with intoPIX ultra-low latency compression technologies
Breaking News
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- DVB-S2X Wideband LDPC/ BCH Decoder IP Core Available For Integration From Global IP Core
- Cadence Announces Most Comprehensive True Hybrid Cloud Solution to Provide Seamless Data Access and Management
- Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
- Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |