MoSys Announces Bandwidth Engine Development Kits
SANTA CLARA, Calif.-- October 12, 2011 --MoSys, Inc., (NASDAQ: MOSY), a leading provider of serial chip-to-chip communications solutions that deliver unparalleled bandwidth performance for next generation networking systems and advanced system-on-chip (SoC) designs, announces the availability of its Bandwidth Engine® FPGA Companion Kit and Characterization Kit.
These Bandwidth Engine development kits allow system designers to evaluate and develop code for next-generation networking systems that incorporate Bandwidth Engine ICs. The FPGA Companion Kit includes a MoSys Bandwidth Engine evaluation board with FCI AirMax VS® connectors arranged in accordance to Interlaken Physical Interop Recommendations, which allow for integration with standard FPGA 100G development kits.
The Characterization Kit contains a board populated with SMA connectors to interface to any suitable FPGA or ASIC development system purpose of SerDes evaluation, the Characterization Kit can be operated in loopback mode connected to high-performance test equipment.
Both kits allow for connection of all 16 OIF CEI-11 compatible SerDes lanes that operate at up to 10.3125 Gbps and communicate with the host using the GigaChip™ Interface. The boards are available with either a test socket or with a Bandwidth Engine IC soldered onto the board.
"MoSys’ FPGA Companion Kit and Characterization Kit enable customers to evaluate Bandwidth Engine ICs and develop products on fully-functional hardware platforms," stated David DeMaria, Vice President of Business Operations. "This is an important milestone in enabling our customers to incorporate Bandwidth Engine ICs into their next generation of products.”
About MoSys, Inc.
MoSys, Inc. (NASDAQ: MOSY) is a leading provider of high-performance networking memory solutions and high-speed, multi-protocol serial interface intellectual property (SerDes IP). MoSys' leading edge Bandwidth Engine® ICs combine the company's patented 1T-SRAM® high-density memory with its SerDes IP and are initially targeted at providing breakthroughs in bandwidth and access performance in next generation networking systems. MoSys’ SerDes IP and DDR3 PHYs support a wide range of data rates across a variety of standards, while its 1T-SRAM memory cores provide a combination of high-density, low-power consumption, high-speed and low cost advantages for high-performance applications. MoSys is headquartered in Santa Clara, California. More information is available on MoSys' website at www.mosys.com.
|
Related News
- MoSys Demonstrates 15.625G Bandwidth Engine SerDes Interoperability with Xilinx's Kintex UltraScale FPGA at OFC 2014
- MoSys Announces New Bandwidth Engine Architecture with over 1.5 Tbps Internal Bandwidth
- MoSys Unveils New Bandwidth Engine IC with On-Board Macro Functions for 400G Network Equipment
- MoSys Announces Second Generation Bandwidth Engine IC Delivering up to 384 Gbps Throughput in a Single Device
- MoSys Releases Carrier-Grade Bandwidth Engine IC to Production
Breaking News
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
- Alphawave Semi Audited Results for the Year Ended 31 December 2023
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |