Dillon Engineering Releases Second Generation FFT IP Core
Some new features of the DE FFT IP Core V2.0 are:
- Integrated Hanning Window (user defined)
- Optional Magnitude Output
- Significant reductions is logic and memory usage
- Improved performance by up to 50%
- Increased accuracy with double width additions as part of complex multiplies
- Increased accuracy with true 1 + 0j and 0 + 1j twiddle factors
The FFT IP Core V2.0 is available for immediate delivery complete with test bench, support, HDL source, and targeted EDIF.
Current licensee's should contact DE IP Cores for upgrade details. Licensees on maintenance are entitled to the update at no charge.
Related News
- Dillon Engineering Wins ASIC FFT/IFFT IP Contract
- Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core
- Bluespec, Inc. Releases a Second Family of Open-Source RISC-V Processors to Spur Open Innovation
- Noesis Technologies releases a fully configurable FFT/IFFT processor
- Imperas Releases Second Generation of Open Virtual Platforms APIs and Adds to Free Model Libraries
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |