English
TSMC's Chang: 'The worst is behind us' on 28-nm
Dylan McGrath, EETimes
4/17/2012 11:20 PM EDT
SAN JOSE, Calif.—Morris Chang, chairman and CEO of Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC), acknowledged Tuesday (April 17) that the foundry giant has experienced issues at the 28-nm node, but said the problems were related to capacity, not yield.
Chang told an audience at TSMC's annual technology symposium that TSMC's 28-nm yields have from the beginning been in line with the firm's projections.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- TSMC's 28-nm process in trouble, says analyst
- TSMC: 28-nm tech, demand 'on plan'
- Report: Altera to get TSMC's 28-nm in Q4
- Magma's Quartz Physical Verification Software Used by TSMC on Complex 28-nm Product Qualification Vehicle Test Chip -- Delivers Sign-Off Accuracy Along With Required Performance and Capacity
- Morris Chang says domestic US chip supply chain is impossible
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process