Tiempo Announces Silicon Validation of TESIC, Tiempo Secured Platform
GRENOBLE, France-- June 20, 2012 --Tiempo, expert in the design of advanced secured chips, today announced it has proven on silicon its secured transaction platform, TESIC, manufactured on TSMC 130 nm LP process.
As already observed with Tiempo previous clockless circuits, all chip samples were fully functional and matching the expected performance. This successful circuit is another first-time-right design made with Tiempo unique ACC synthesis tool.
Tiempo TESIC is a complete secure platform for the design of integrated circuits implementing secured transactions such as smartcard chips for banking and ticketing, chips for ePassports or NFC secure elements. The TESIC secure platform leverages Tiempo's unique power/performance auto-scaling and tamper-resistant asynchronous technology delivering unprecedented benefits for demanding embedded security applications.
The prototype chips enable Tiempo to confirm the high performances of the TESIC platform for contactless applications. “This is a very important milestone”, says Serge Maginot, CEO of Tiempo. “Our clockless design flow having a proven maturity and our TESIC platform being silicon-proven, we are now able to offer a complete chip solution with unmatched performance for secured contactless payment applications.”
About Tiempo
Tiempo offers unique chip solutions and platforms that target secured transactions and have unmatched hardware security and speed/power performance. Its products are ideal for contactless transactions such as banking, ticketing and NFC as well as ultra-secure circuits. Tiempo solution relies on an innovative and patented clockless design technology using standard hardware description languages and ACC, its unique automated synthesis tool for clockless and delay-insensitive designs. Tiempo is headquartered near Grenoble, France, with US offices in California. More information can be found at www.tiempo-ic.com.
|
Related News
- Tiempo Secure's TESIC RISC-V IP Secure Element successfully characterized on GlobalFoundries' 22FDX technology node
- Marvell Announces Industry's First 2nm Platform for Accelerated Infrastructure Silicon
- zeroRISC, Nuvoton and Winbond Join Forces to Deliver the First Commercial Product Based on the OpenTitan® Open-Source Secure Silicon Platform
- Tiempo Secure's new TESIC RISC-V IP successfully passes SERMA CC EAL5+ security assessment tests
- Tiempo Secure announces TESIC RISC-V Secure Element IP and development kit
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |