Globalfoundries' 14-nm is 'low-shrink' node
Peter Clarke, EETimes
10/8/2012 5:19 AM EDT
BRATISLAVA, Slovakia – The 14XM FinFET manufacturing process node being introduced by Globalfoundries Inc. for volume production in 2014 is aimed at reducing power consumption, but it will provide users with little or no size reduction over the previous 20-nm planar bulk CMOS node.
Such a transition between manufacturing process nodes – without a die footprint shrink as a clear cost saving as a driver – will be a first in the history of IC miniaturization. But Mojy Chian, senior vice president of design enablement, told the International Electronics Forum Thursday (Oct. 4) in a presentation "the normal ecomomics are dead," with the value proposition shifting strongly towards scaling the performance and operating voltage while physical scaling moves towards being carried more by 2.5-D and 3-D packaging.
Globalfoundries' next process has been labeled XM standing for extreme mobility indicating the company expects to provide market-leading performance and power consumption. The power consumption benefit is benchmarked at a 40 to 60 percent reduction in active power consumption, Chian told the conference here being organized here by consultancy Future Horizons Ltd.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Tiempo Secure's TESIC RISC-V IP Secure Element successfully characterized on GlobalFoundries' 22FDX technology node
- Spectral introduces NeuralRAM, memory architectures in 14nm FinFET tech node targeted for a wide range of AI algorithms
- GLOBALFOUNDRIES Extends FinFET Offering with New Features to Enable Tomorrow's Intelligent Systems
- Boeing Defense, Space & Security Licenses Flex Logix's Embedded Field-Programmable Gate Array on GlobalFoundries 14nm Process
- Embedded FPGAs from Menta qualified for GLOBALFOUNDRIES' Advanced 14nm FinFET and 32nm SOI Process Technologies
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024