Huawei using ASICs for first time
Dylan McGrath, EETimes
10/24/2012 10:43 AM EDT
GARDEN GROVE, Calif.—Chinese telecom and networking equipment vendor Huawei Technologies Co. Ltd. is using ASICs in some of its gear for the first time, displacing FPGAs supplied by Altera Corp. The development is expected to cut Altera's sales and could deal a blow to the disputed notion that FPGAs are steadily capturing sockets traditionally held by ASICs.
John Daane, Altera's president, chairman and CEO, said following Altera's third quarter earnings report Tuesday (Oct. 23) that two customers have in recent months converted three high-volume designs to ASICs. Daane did not identify the customers, but said one of the two was Altera's largest customer, believed to be Huawei.
E-mail This Article | Printer-Friendly Page |
Related News
- Sondrel launches the fourth IP platform - SFA 350A - that delivers faster time to market for ADAS ASICs
- Is It Time to Forget about Huawei?
- ChipX Accelerates Development of XM Satellite Radio Receivers; ChipX Structured ASICs Provide Fast Turnaround Time, Low Risk to High-volume Production
- Siemens' new Calibre DesignEnhancer boosts Samsung Foundry design quality and speeds time to market
- sureCore and Intrinsic announce collaboration to accelerate time to market for innovative ReRAM technology
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India