32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
STMicro face-recognition processor includes FPGA core
STMicro face-recognition processor includes FPGA core
By Anthony Cataldo, EE Times
May 3, 2002 (1:30 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020502S0038
SAN JOSE, Calif. Looking to design a face-recognition processor that wouldn't get bogged down by heavy-duty algorithms, researchers at STMicroelectronics developed a unique chip architecture that combines a configurable processor from Tensilica Inc. and an embedded FPGA core.
The image processor uses Tensilica's Xtensa processor running at 200 MHz and special instructions to cut through the tougher face-recognition algorithms used to process 250-line images. Using C code extensions tailored for the Xtensa processor, the chip can execute four of these algorithms in 1.26 seconds, versus 10.7 seconds using only C code. Using a database of 20 faces, the face-recognition algorithm itself took 68 percent of the total processing time, STMicro said.
Linked to the Xtensa processor through a special bus is an FPGA block, which serves to generate the C code extensions. "In this way the FPGA acts as a [Tensilica instruction extension] conta iner but it's also used as a programmable master/slave and for general purpose I/O," said STMicro researcher Francesco Lertora.
Designed as a research vehicle, the 5.5 x 5.5-mm test chip was built using 0.18-micron design rules.
More Embedded Processor Forum coverage.
Related News
- Intel FPGA Technology Supports NEC in Face Recognition Technology
- Achronix FPGAs Add Support for Bluespec's Linux-capable RISC-V Soft Processors to Enable Scalable Processing
- Tachyum Testing Applications on Prodigy FPGA
- Intel backs RISC-V for Nios FPGA processor
- Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |