130nm FTP Non Volatile Memory for Standard CMOS Logic Process
STMicro face-recognition processor includes FPGA core
STMicro face-recognition processor includes FPGA core
By Anthony Cataldo, EE Times
May 3, 2002 (1:30 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020502S0038
SAN JOSE, Calif. Looking to design a face-recognition processor that wouldn't get bogged down by heavy-duty algorithms, researchers at STMicroelectronics developed a unique chip architecture that combines a configurable processor from Tensilica Inc. and an embedded FPGA core.
The image processor uses Tensilica's Xtensa processor running at 200 MHz and special instructions to cut through the tougher face-recognition algorithms used to process 250-line images. Using C code extensions tailored for the Xtensa processor, the chip can execute four of these algorithms in 1.26 seconds, versus 10.7 seconds using only C code. Using a database of 20 faces, the face-recognition algorithm itself took 68 percent of the total processing time, STMicro said.
Linked to the Xtensa processor through a special bus is an FPGA block, which serves to generate the C code extensions. "In this way the FPGA acts as a [Tensilica instruction extension] conta iner but it's also used as a programmable master/slave and for general purpose I/O," said STMicro researcher Francesco Lertora.
Designed as a research vehicle, the 5.5 x 5.5-mm test chip was built using 0.18-micron design rules.
More Embedded Processor Forum coverage.
Related News
- Intel FPGA Technology Supports NEC in Face Recognition Technology
- Tachyum Testing Applications on Prodigy FPGA
- Intel backs RISC-V for Nios FPGA processor
- Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
- Andes Technology and Cyberon Collaborate to Provide Edge-Computing Voice Recognition Solution on DSP-capable RISC-V Processors
Breaking News
- Europe Leaps Ahead in Global AI Arms Race, Joining $20 Million Investment in NeuReality to Advance Affordable, Carbon-Neutral AI Data Centers
- Synopsys Showcases EDA Performance and Next-Gen Capabilities with NVIDIA Accelerated Computing, Generative AI and Omniverse
- Spectral Releases Advanced Quality Assurance & Data Analytics tool to validate advanced node Memory Compilers
- TSMC and Synopsys Bring Breakthrough NVIDIA Computational Lithography Platform to Production
- Kudelski IoT and Dolphin Design unite to accelerate secure ASIC and IP projects
Most Popular
- After TSMC fab in Japan, advanced packaging facility is next
- HBM3 Initially Exclusively Supplied by SK Hynix, Samsung Rallies Fast After AMD Validation, Says TrendForce
- Alphawave Semi Demonstrates 3nm Silicon-Proven 24Gbps Universal Chiplet Express (UCIe) Subsystem for High-Performance AI Infrastructure
- Weebit Nano to demo its ReRAM technology on GlobalFoundries' 22FDX® platform
- We'll Need Many More Fabs to Meet $1 Trillion by 2030 Goal
E-mail This Article | Printer-Friendly Page |