VLSI Plus offers Multiple Video Source MIPI CSI2 Transmitter IP core
Barcelona, Spain -- February 27, 2013: VLSI Plus, a leading provider of MIPI CSI2 complaint IP cores, today announced at the MWC conference the availability of the SVT-CS4-AP2 – a MIPI® CSI2 compliant serial video transmitter, supporting multiple concurrent video sources, and employing from 1 to 4 DPHY lanes at up to 1.5Gbps per lane.
This product, complementing the veteran SVT-CS4-AP1, which supports a single video source, is initially offered in ASIC version, to be followed by an FPGA version in Q2 2013.
VLSI Plus (www.vlsiplus.com) is a boutique IP house, specializing in digital video and, in particular, in IP cores complying with MIPI® CSI2 and CSI3 Camera Serial Interface standard. VLSI Plus is the first CSI2 IP core vendor to get MIPI® IOL certificate.
Yoav Lavi, founder and CEO of VLSI Plus said: “With this feature, the customer can make full use of the CSI2 flexibility. For example, the IP may concurrently transmit a high resolution RAW12 format, where the first and last video lines carry blanking data and have a different data type, segments of JPEG thumbnail and low-resolution high frame-rate view-finder image. The various video sources may have different data types, video height and width, virtual channel number and pixel clock rates.”
|
VLSI Plus Ltd Hot IP
Related News
- VLSI Plus offers Multiple Pixel per Clock in all its MIPI CSI2 Receiver IP cores
- VLSI Plus announces an FPGA version of its 64-bit Second Generation MIPI CSI2 Receiver
- Microsemi Announces New Addition to its Imaging/Video Solution to Support Growing Demand for MIPI CSI-2 Interfaces
- MIPI Alliance Updates its Widely Adopted CSI Specification to Bring High-Resolution Imaging, Richer Color and Video to Mobile and Mobile-Influenced Applications
- VLSI Plus Announces Multiplexing CSI2 Transceiver IP core
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |