Small-size ISP (Image Signal Processing) IP ideal for AI camera systems.
Dolphin Integration announces the availability of the new generation of Foundry Sponsored SpRAM generator at 55 nm
Grenoble, France – March 04, 2013. Dolphin Integration invites users of the TSMC 55 LP process to try out the latest Foundry Sponsored SpRAM released, known as SpRAM RHEA generator. This SpRAM is designed to reach the highest density and gains from 7% to 20% versus alternative solutions, depending on the memory configuration required.
The SpRAM RHEA has now passed the pre-silicon assessment criteria (Level 1) of TSMC’s stringent IP9000 qualification program.
Example of benchmark results for 8kx32 memory cut
Dolphin Integration's SpRAM RHEA not only provides the best density but also includes a data retention mode. To achieve the lowest leakage, the data retention mode supports a voltage as low as 0.77 V. This minimum voltage retention feature enables to divide leakage by 4 compared to alternative memory generators in stand-by mode.
The SpRAM RHEA operates as fast as 350 MHz in worst-case conditions in the LP process to satisfy at once the need for increased computing power without sacrificing power consumption and density.
For more information about this product, feel free to download the Presentation Sheet or to contact Dolphin’s Library Marketing Manager at ragtime@dolphin.fr
To request an access to the FE generator for evaluation purpose or to the BE generator for integration, please request an access.
Dolphin Integration broad library portfolio for 55 nm LP includes logic silicon IPs with the SESAME standard cell libraries and their all-encompassing kit for islet construction, and also Single Port and Dual Port RAM generators, via programmable ROM generator, and their power Regulators bundled in complete Panoplies.
About Dolphin Integration
Dolphin Integration contribute to "enabling mixed signal Systems-on-Chip". Their focus is to supply worldwide customers with fault-free, high-yield and reliable kits of CMOS Virtual Components of Silicon IP, based on innovative libraries of standard cells, flexible registers and low-power memories. They provide high-resolution converters for audio and measurement, regulators for efficient power supply networks, application optimized micro-controllers.
They put emphasis on resilience to noise and drastic reductions of power-consumption at system level, thanks to their own EDA solutions missing on the market for Application Hardware Modeling as well as early Power and Noise assessment. Such diverse experience in ASIC/SoC design and fabrication, plus privileged foundry portal even for small or medium volumes, makes them a genuine one-stop shop covering all customers’ needs for specific requests.
|
Dolphin Design Hot IP
Related News
- Dolphin Integration announces the availability of the new generation of SpRAM generator at 90 nm and 55 nm eFlash
- Dolphin Integration sets up a large range of sponsored IPs at 55 nm to reduce SoC power consumption by up to 70%
- Dolphin Integration announces the availability of the new generation 28 nm SpRAM generator
- LoPan, the complete platter at 55 nm uLP beyond sponsored libraries from Dolphin Integration
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |