Sagantec Tool Suite Chosen by Virage Logic for Next-Generation Memories
Sagantec's SiClone Chosen to Accelerate Migration to 130 and 90nm Advanced Process Technologies
FREMONT, Calif.--(BUSINESS WIRE)--May 20, 2002--Sagantec, a leading provider of full-custom physical design acceleration solutions, announced today that Virage Logic Corp., the leader in embedded memories(1), has standardized on Sagantec's migration and optimization tools to accelerate the implementation of Virage Logic's memory compiler products in the latest process technologies.
After an extensive evaluation, Virage Logic decided to adopt Sagantec's physical design tools. The deployment has begun with SiClone(TM), Sagantec's automatic and hierarchical physical design migration tool.
"With the increasing need to support many customers moving to the newest technologies, we needed to automate and optimize our memory implementation process," said Raymond Leung, vice president of engineering operations at Virage Logic. "SiClone's hierarchical migration features provide the acceleration factor necessary for us to expedite our physical design methodology, in turn allowing us to use a minimum of resources and offer a greater variety of products in a shorter time frame."
"We are pleased that Virage Logic, the fastest-growing U.S. semiconductor IP company(1), has chosen Sagantec tools to accelerate the delivery of their innovative memory products," said Coby Zelnik, senior vice president of business development at Sagantec. "Memories comprise full-custom circuits that are designed using handcrafted, optimized structures. They require significant design effort and time. Virage Logic's choice of Sagantec tools underscores the capability of our solutions for fast implementation of complex designs in the newest technologies."
SiClone Speeds Up Physical Design
As a semiconductor IP supplier for both integrated device manufacturers (IDMs) and fabless customers, Virage Logic has to continuously develop and offer memory IP in the latest process technologies. One of the most costly and labor-intensive tasks in developing memories is physical design, which becomes increasingly more complex in the newer deep submicron technologies.
With SiClone, memory compilers and embedded memory blocks can be ported automatically to the newest process technologies, cutting design time and engineering costs by an order of magnitude. SiClone maintains the complete hierarchy and automatically handles all abutment, alignment and pitch-matching requirements. The result is a finished physical design implemented correctly and optimally using the most advanced line widths and design rules of the latest technology.
About Sagantec
Sagantec provides software, methodologies and services that enable rapid physical implementation, reuse, design closure and manufacturability for full-custom physical designs in subwavelength technologies. The company is working closely with its semiconductor partners and customers to ensure that its products work with the most aggressive technologies of 0.13 micron and below. Sagantec products are specifically designed to accelerate the physical design process of high performance/low power CPUs, and DSPs, dedicated and embedded memories, and analog/mixed-signal circuits. Privately held and funded, Sagantec was founded in 1993 in Israel. Its corporate headquarters is located at 46485 Landing Parkway, Fremont, CA 94538. Telephone: 510/360-5200. Facsimile: 510/360-5255. On the Web at: http://www.sagantec.com.
(1) Dataquest Worldwide Semiconductor Intellectual Property Market Share Rankings 2001, by Jim Tully, April 12 2002.
All trademarks and tradenames are the property of their respective owners.
|
Related News
- RDC Semiconductor Selects Virage Logic's All Digital Intelli(TM) DDR3 PHY for Next-Generation SOC
- CSR Selects Virage Logic as Its Trusted IP Partner for Next-Generation Bluetooth Devices
- Yamaha Licenses Virage Logic Semiconductor IP for Next-Generation Mobile Phone Platform
- Inside Secure Technology Chosen to Secure Kalray's Intelligent Processors for Autonomous Vehicles and Next-Generation Data Centers
- Micron, Rambus, Northwest Logic and Avery Design to Deliver a Comprehensive GDDR6 Solution for Next-Generation Applications
Breaking News
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |